pulp-platform / pulp-nnLinks
☆83Updated last year
Alternatives and similar repositories for pulp-nn
Users that are interested in pulp-nn are comparing it to the libraries listed below
Sorting:
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆83Updated 3 weeks ago
- ☆46Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- ☆58Updated 5 years ago
- ☆72Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- ☆66Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆34Updated 6 years ago
- ☆71Updated 5 years ago
- ☆40Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆33Updated 2 years ago