pulp-platform / pulp-nnLinks
☆82Updated last year
Alternatives and similar repositories for pulp-nn
Users that are interested in pulp-nn are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆66Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- ☆44Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆71Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆94Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- ☆51Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Tutorials on HLS Design☆52Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 4 months ago
- DNN Compiler for Heterogeneous SoCs☆39Updated last week
- ☆47Updated 2 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆71Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated 2 weeks ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago