pulp-platform / pulp-nn
☆81Updated last year
Alternatives and similar repositories for pulp-nn:
Users that are interested in pulp-nn are comparing it to the libraries listed below
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- ☆57Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- ☆44Updated 5 years ago
- ☆40Updated 5 years ago
- ☆65Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆76Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆188Updated 4 years ago
- ☆70Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- ☆55Updated this week
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- ☆40Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆137Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆33Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆86Updated 3 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆136Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 2 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆92Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago