pulp-platform / pulp-nnLinks
☆85Updated last year
Alternatives and similar repositories for pulp-nn
Users that are interested in pulp-nn are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆60Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- ☆46Updated 5 years ago
- ☆40Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆76Updated last week
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆66Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆35Updated 6 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- ☆68Updated 6 years ago
- ☆71Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆35Updated 2 years ago