pulp-platform / pulp-nnLinks
☆83Updated last year
Alternatives and similar repositories for pulp-nn
Users that are interested in pulp-nn are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆46Updated 5 years ago
- ☆66Updated 3 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- ☆58Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- ☆71Updated this week
- ☆40Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆230Updated 6 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆34Updated 6 years ago
- ☆65Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Learn systemC with examples☆118Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago