An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.
☆35Feb 12, 2026Updated last month
Alternatives and similar repositories for TeraNoC
Users that are interested in TeraNoC are comparing it to the libraries listed below
Sorting:
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆18Jul 3, 2025Updated 8 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 9 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- ☆38Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- This's a translation edition of Beej's Guide Network Programming in Chinese which translated by Michael Yuanyuan☆14Apr 15, 2013Updated 12 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 11, 2026Updated last week
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- ☆21Jun 26, 2025Updated 8 months ago
- Type-length-value(TLV) encoder☆14Oct 16, 2017Updated 8 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 9 years ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated 3 weeks ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆17Jun 25, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- ☆14Oct 11, 2024Updated last year
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- ☆224Jun 25, 2025Updated 8 months ago
- whatever it means☆15Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Vmodel toolbox repository☆14Mar 25, 2016Updated 9 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- ☆14Mar 9, 2026Updated last week
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago