An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.
☆41Sep 28, 2026Updated last week
Alternatives and similar repositories for TeraNoC
Users that are interested in TeraNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆20Aug 25, 2026Updated last month
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆53Updated this week
- ☆27Oct 1, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- ☆254Jun 25, 2025Updated last year
- ☆22Aug 6, 2026Updated 2 months ago
- ☆18Sep 25, 2026Updated 2 weeks ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- ☆22Sep 26, 2025Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆37Updated this week
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated 3 weeks ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- C memory allocator with selectable First/Next/Best-Fit, per-allocation tracing, optional mark-and-sweep GC, and a configurable logging AP…☆18Sep 26, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆209Jan 28, 2026Updated 8 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated last week
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆35Jul 9, 2025Updated last year