pulp-platform / safety_islandView external linksLinks
A reliable, real-time subsystem for the Carfield SoC
☆18Dec 2, 2025Updated 2 months ago
Alternatives and similar repositories for safety_island
Users that are interested in safety_island are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- ☆33Nov 24, 2025Updated 2 months ago
- A harvard architecture CPU based on RISC-V.☆15Aug 25, 2023Updated 2 years ago
- ☆16Aug 14, 2025Updated 5 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Jan 6, 2026Updated last month
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Feb 6, 2026Updated last week
- ☆58Mar 31, 2025Updated 10 months ago
- DNN Compiler for Heterogeneous SoCs☆60Feb 6, 2026Updated last week
- ☆63Apr 22, 2025Updated 9 months ago
- A Fast, Low-Overhead On-chip Network☆267Jan 28, 2026Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆117Jul 21, 2025Updated 6 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- ☆34Dec 22, 2025Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Feb 6, 2026Updated last week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆203Feb 5, 2026Updated last week
- 基于Qt qwt的串口示波器☆12May 8, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Example software projects to accompany the Armv8-M architecture User Guides☆35Jan 27, 2025Updated last year
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 7 months ago
- ☆40Jan 23, 2024Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- ☆11Aug 2, 2023Updated 2 years ago
- ☆19Updated this week
- simple mp4 player based on rockchip rv1109 platform☆14Sep 14, 2021Updated 4 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- ☆40Mar 5, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago