A reliable, real-time subsystem for the Carfield SoC
☆21Dec 2, 2025Updated 7 months ago
Alternatives and similar repositories for safety_island
Users that are interested in safety_island are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DNN Compiler for Heterogeneous SoCs☆72Jun 23, 2026Updated last month
- ☆36Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Neural Engine, 16 input channels☆17Oct 31, 2022Updated 3 years ago
- ☆24Apr 17, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Jun 8, 2026Updated last month
- ☆15Updated this week
- ☆41Mar 5, 2024Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- whatever it means☆18Jun 10, 2026Updated last month
- ☆27Jan 30, 2026Updated 5 months ago
- ☆64Mar 31, 2025Updated last year
- Benchmark Suite for Embedded SOC's.☆13Oct 27, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- ☆38Updated this week
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Jul 10, 2026Updated 2 weeks ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Gui uart and i2c for FT260(https://www.ftdichip.com/Products/ICs/FT260.html)☆16May 20, 2020Updated 6 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Jul 14, 2026Updated last week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆39Jul 16, 2026Updated last week
- This example demonstrates the use of the Generic Interrupt Controller (GIC) in a baremetal environment.☆13Apr 2, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 9 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆34May 20, 2026Updated 2 months ago
- ☆97Oct 18, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆256Updated this week
- ☆17Jul 10, 2026Updated 2 weeks ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆22Jul 10, 2026Updated 2 weeks ago