A reliable, real-time subsystem for the Carfield SoC
☆21Dec 2, 2025Updated 9 months ago
Alternatives and similar repositories for safety_island
Users that are interested in safety_island are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DNN Compiler for Heterogeneous SoCs☆76Aug 20, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- ☆37Sep 10, 2026Updated 2 weeks ago
- ☆27Apr 17, 2026Updated 5 months ago
- ☆21Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Aug 5, 2026Updated last month
- ☆41Mar 5, 2024Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- whatever it means☆19Jun 10, 2026Updated 3 months ago
- ☆27Jan 30, 2026Updated 7 months ago
- Benchmark Suite for Embedded SOC's.☆13Oct 27, 2016Updated 9 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- ☆40Sep 8, 2026Updated 2 weeks ago
- ☆91Apr 22, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Sep 8, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Gui uart and i2c for FT260(https://www.ftdichip.com/Products/ICs/FT260.html)☆17May 20, 2020Updated 6 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Sep 1, 2026Updated 3 weeks ago
- This example demonstrates the use of the Generic Interrupt Controller (GIC) in a baremetal environment.☆13Apr 2, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆350Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated last week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 4 months ago
- ☆100Oct 18, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆278Aug 30, 2026Updated 3 weeks ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆24Sep 10, 2026Updated 2 weeks ago
- ☆16May 6, 2026Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆148Updated this week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year