mathis-s / SoomRV

Related projects ⓘ

Alternatives and complementary repositories for SoomRV

• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆134Updated 6 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆124Updated 4 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated last week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆217Updated 2 weeks ago
• SpinalHDL / NaxRiscv
  ☆269Updated 2 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆200Updated this week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆266Updated last year
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆158Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆272Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆217Updated this week
• riscv-ovpsim / imperas-riscv-tests
  ☆161Updated 11 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated last month
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆173Updated 2 years ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆108Updated this week
• sparcians / map
  Modeling Architectural Platform
  ☆167Updated last week
• yutongshen / RISC-V_SoC
  ☆29Updated last year
• riscv-non-isa / riscv-arch-test
  ☆516Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆230Updated this week
• riscv / riscv-CMOs
  ☆81Updated 2 years ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆146Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆247Updated last week
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆76Updated 2 months ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆140Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆169Updated 10 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆131Updated 3 weeks ago