A simple superscalar out-of-order RISC-V microprocessor
☆254Feb 24, 2025Updated last year
Alternatives and similar repositories for SoomRV
Users that are interested in SoomRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Simple 3-stage pipeline RISC-V processor☆149Feb 24, 2026Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆190Apr 4, 2026Updated 3 months ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆549Apr 8, 2024Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆308May 19, 2026Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆323Jan 23, 2026Updated 6 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆567Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Jul 2, 2026Updated 3 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 6 months ago
- VeeR EH2 core☆274Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Effective System Call Aggregation☆39Nov 3, 2022Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 6 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Updated this week
- Bootstrapping a C compiler from scratch☆16Jul 3, 2023Updated 3 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,282Sep 18, 2021Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- ☆147Jun 8, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A red-black tree implementation☆42Oct 15, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- A simple serial console utility☆18May 4, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- A minimalist type 2 hypervisor using Linux Kernel Virtual Machine (KVM)☆203Apr 30, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- HW Design Collateral for Caliptra RoT IP☆148Updated this week