Alternatives and similar repositories for SoomRV:

Users that are interested in SoomRV are comparing it to the libraries listed below

• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated 11 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆135Updated 5 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆250Updated 2 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆279Updated last year
• SpinalHDL / NaxRiscv
  ☆283Updated 2 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆255Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆193Updated 9 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆173Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆187Updated 3 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 5 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆235Updated 6 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆114Updated 2 weeks ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆201Updated this week
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆165Updated 3 weeks ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆211Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 2 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆83Updated last month
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆267Updated this week
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆173Updated last week
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆175Updated 3 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆370Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆153Updated last week
• sparcians / map
  Modeling Architectural Platform
  ☆187Updated last week
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆89Updated 2 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆151Updated 3 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆178Updated 5 months ago
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆558Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago