Aquaticfuller / OpenExSys_CoherentCacheLinks
OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.
☆15Updated 6 months ago
Alternatives and similar repositories for OpenExSys_CoherentCache
Users that are interested in OpenExSys_CoherentCache are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 9 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- ☆20Updated 2 years ago
- ☆29Updated 5 years ago
- ☆12Updated 4 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- commit rtl and build cosim env☆15Updated last year
- ☆10Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- ☆19Updated last month
- ☆17Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- ☆30Updated 3 weeks ago
- ☆37Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- ☆12Updated 9 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago