magma circuits
☆265Oct 19, 2024Updated last year
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Next generation CGRA generator☆120Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Updated this week
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 months ago
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- ☆62May 15, 2026Updated last week
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- ☆82Feb 7, 2025Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆300May 2, 2026Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆318Mar 6, 2026Updated 2 months ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆292May 9, 2026Updated 2 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- Circuit IR Compilers and Tools☆2,129Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week