magma circuits
☆265Oct 19, 2024Updated last year
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below
Sorting:
- ☆104Jun 27, 2022Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆296Nov 17, 2025Updated 3 months ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- SystemVerilog compiler and language services☆968Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- ☆82Feb 7, 2025Updated last year
- ☆62Updated this week
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago