phanrahan / magmaLinks
magma circuits
☆261Updated 7 months ago
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below
Sorting:
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆413Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆277Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Fabric generator and CAD tools.☆185Updated last week
- VeeR EL2 Core☆278Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last week
- ☆103Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- ☆326Updated 8 months ago
- Labs to learn SpinalHDL☆148Updated 11 months ago