phanrahan / magmaLinks
magma circuits
☆261Updated 10 months ago
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below
Sorting:
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆424Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆287Updated 3 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆302Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last month
- Build Customized FPGA Implementations for Vivado☆336Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Fabric generator and CAD tools.☆193Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆466Updated 3 weeks ago
- Python wrapper for verilator model☆88Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆283Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- PandA-bambu public repository☆278Updated last month
- ACT hardware description language and core tools.☆119Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago