magma circuits
☆264Oct 19, 2024Updated 2 years ago
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Next generation CGRA generator☆119Updated this week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆13Mar 30, 2020Updated 6 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- ☆82Feb 7, 2025Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- ☆61Updated this week
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆306Oct 26, 2026Updated last week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 7 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog compiler and language services☆1,174Updated this week
- Circuit IR Compilers and Tools☆2,269Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year