phanrahan / magmaLinks
magma circuits
☆261Updated 9 months ago
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below
Sorting:
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆422Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆284Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆403Updated this week
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- SystemVerilog synthesis tool☆206Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆256Updated this week
- Python-based hardware modeling framework☆242Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- Python wrapper for verilator model☆87Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆300Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆205Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆595Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆281Updated 3 weeks ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆134Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆208Updated 11 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 weeks ago
- ACT hardware description language and core tools.☆118Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- A complete open-source design-for-testing (DFT) Solution☆162Updated 2 months ago
- PandA-bambu public repository☆273Updated last month