Alternatives and similar repositories for fault:

Users that are interested in fault are comparing it to the libraries listed below

• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆48Updated 2 weeks ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆33Updated last month
• idea-fasoc / fasoc
  ☆53Updated last year
• intel / aib-phy-hardware
  ☆67Updated 2 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated 3 months ago
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆47Updated 4 years ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆66Updated 5 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆25Updated 4 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆38Updated 4 years ago
• fukatani / Pyverilog_toolbox
  ☆40Updated 6 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated this week
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆78Updated last month
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• aolofsson / POSH
  ☆40Updated 4 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 10 months ago