A Python package for testing hardware (part of the magma ecosystem)
☆48Mar 11, 2024Updated 2 years ago
Alternatives and similar repositories for fault
Users that are interested in fault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Mar 30, 2020Updated 6 years ago
- C++17 implementation of an AST for Verilog code generation☆23Jun 14, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The PE for the second generation CGRA (garnet).☆18Updated this week
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆135Updated this week
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆36Sep 29, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- ☆16Sep 14, 2020Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- ☆82Feb 7, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A modular hardware abstraction library☆53Updated this week
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago