leonardt / faultLinks
A Python package for testing hardware (part of the magma ecosystem)
☆45Updated last year
Alternatives and similar repositories for fault
Users that are interested in fault are comparing it to the libraries listed below
Sorting:
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆38Updated 2 months ago
- Tools for working with circuits as graphs in python☆124Updated last year
- ☆42Updated 7 years ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆47Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆31Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 2 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Running Python code in SystemVerilog☆70Updated 3 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- ☆56Updated 3 years ago
- ☆67Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Next generation CGRA generator☆114Updated last week
- ☆55Updated last year
- Python wrapper for verilator model☆88Updated last year
- ☆103Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated last month
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 7 months ago
- Debuggable hardware generator☆70Updated 2 years ago