Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
☆18Sep 13, 2023Updated 2 years ago
Alternatives and similar repositories for hwtypes
Users that are interested in hwtypes are comparing it to the libraries listed below
Sorting:
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Next generation CGRA generator☆119Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆62Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Github for CS448H Winter 2017☆14Jun 26, 2018Updated 7 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- rdebath/PuTTY, but with real TrueColor support. Might make clean patch when I have the time.☆14Jun 11, 2015Updated 10 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- A home for Genesis2 sources.☆44Mar 13, 2026Updated last week
- A command line application for parsing DLL dependencies recursively☆17Sep 27, 2024Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- ☆82Feb 7, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year