Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
☆18Sep 13, 2023Updated 2 years ago
Alternatives and similar repositories for hwtypes
Users that are interested in hwtypes are comparing it to the libraries listed below
Sorting:
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- ☆104Jun 27, 2022Updated 3 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆62Feb 23, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A Julia package for Interpretable Compositional Networks (ICN), a variant of neural networks, allowing the user to get interpretable resu…☆13Jun 11, 2025Updated 8 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Github for CS448H Winter 2017☆14Jun 26, 2018Updated 7 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 7 years ago
- MathLib is a versatile C++ library that provides a wide range of mathematical algorithms and functions, including but not limited to tran…☆11Jun 6, 2023Updated 2 years ago
- A home for Genesis2 sources.☆44Updated this week
- ☆82Feb 7, 2025Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Map constraint satisfaction problems with binary variables to binary quadratic models.☆21Mar 18, 2025Updated 11 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- QUBO matrix generator for major combinatorial optimization problems written in Python☆25Apr 20, 2021Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago