dillonhuff / ahaHLSLinks
An open source high level synthesis (HLS) tool built on top of LLVM
☆124Updated last year
Alternatives and similar repositories for ahaHLS
Users that are interested in ahaHLS are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆170Updated last year
- Next generation CGRA generator☆113Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆162Updated 2 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆103Updated 3 years ago
- ☆87Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- PACoGen: Posit Arithmetic Core Generator☆75Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- Chisel components for FPGA projects☆126Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆277Updated 3 months ago
- Open-source RTL logic simulator with CUDA acceleration☆201Updated this week
- Python wrapper for verilator model☆88Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆171Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago