dillonhuff / ahaHLS
An open source high level synthesis (HLS) tool built on top of LLVM
☆118Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for ahaHLS
- high-performance RTL simulator☆140Updated 5 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- ☆87Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated this week
- Next generation CGRA generator☆106Updated this week
- ☆101Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆148Updated this week
- A dynamic verification library for Chisel.☆142Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- ☆122Updated last year
- A Fast, Low-Overhead On-chip Network☆140Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- ☆75Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Chisel components for FPGA projects☆119Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆95Updated this week
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆60Updated this week
- Python wrapper for verilator model☆78Updated 9 months ago