An open source high level synthesis (HLS) tool built on top of LLVM
☆130Jun 11, 2024Updated 2 years ago
Alternatives and similar repositories for ahaHLS
Users that are interested in ahaHLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- ☆88Mar 5, 2024Updated 2 years ago
- Next generation CGRA generator☆119Updated this week
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- PandA-bambu public repository☆358Updated this week
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- ☆30Oct 4, 2017Updated 9 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- ☆82Feb 7, 2025Updated last year
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,269Updated this week
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆54Oct 13, 2026Updated 2 weeks ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆43Sep 18, 2024Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago