dillonhuff / ahaHLSLinks
An open source high level synthesis (HLS) tool built on top of LLVM
☆124Updated 11 months ago
Alternatives and similar repositories for ahaHLS
Users that are interested in ahaHLS are comparing it to the libraries listed below
Sorting:
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- ☆86Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Next generation CGRA generator☆111Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- high-performance RTL simulator☆159Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Python wrapper for verilator model☆84Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- ☆103Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RISC-V Verification Interface☆92Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Chisel components for FPGA projects☆124Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week