Python bindings for coreir
☆11Sep 13, 2023Updated 2 years ago
Alternatives and similar repositories for pycoreir
Users that are interested in pycoreir are comparing it to the libraries listed below
Sorting:
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Github for CS448H Winter 2017☆14Jun 26, 2018Updated 7 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 3 weeks ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- A home for Genesis2 sources.☆44Updated this week
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Process Orchestration Framework: A camunda 7 fork☆21Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- SDLC Copilot is an Agentic AI system designed to streamline and automate the Software Development Lifecycle (SDLC). From requirement gath…☆23Jun 14, 2025Updated 8 months ago
- ☆23Dec 30, 2025Updated 2 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Arm AArch64 to RISC-V Transpiler☆35Jun 23, 2020Updated 5 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- A Grand Sumo prediction game☆10Updated this week
- https://icml.cc/virtual/2023/poster/24354☆10Aug 15, 2023Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- ☆10Feb 27, 2020Updated 6 years ago
- Composable Data and Type Generators for C++☆10Mar 25, 2019Updated 6 years ago
- A toy compiler made with LLVM☆16Aug 30, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- A minimalist deep research framework for any OpenAI API compatible LLMs.☆14Nov 3, 2025Updated 4 months ago