sifive / chisel-circt
Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
☆70Updated last year
Related projects ⓘ
Alternatives and complementary repositories for chisel-circt
- high-performance RTL simulator☆140Updated 5 months ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- ☆75Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- The specification for the FIRRTL language☆46Updated this week
- Provides various testers for chisel users☆100Updated last year
- Chisel/Firrtl execution engine☆153Updated 3 months ago
- A dynamic verification library for Chisel.☆142Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Chisel components for FPGA projects☆119Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- ☆30Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated 9 months ago
- ☆80Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Next generation CGRA generator☆106Updated this week
- chipyard in mill :P☆75Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- ☆101Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆60Updated 8 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆64Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- ☆31Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago