Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
☆71Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for chisel-circt
Users that are interested in chisel-circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- The specification for the FIRRTL language☆66Jul 12, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆74Nov 7, 2024Updated last year
- Circuit IR Compilers and Tools☆2,199Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- magma circuits☆264Oct 19, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- high-performance RTL simulator☆195Updated this week
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆20Mar 3, 2026Updated 4 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Digital Design with Chisel☆923Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 5 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jul 14, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago