Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
☆70Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for chisel-circt
Users that are interested in chisel-circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,255Updated this week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- ☆21Mar 3, 2026Updated 7 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 11 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Digital Design with Chisel☆940Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated last month
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Sep 8, 2026Updated last month
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago