StanfordAHA / Halide-to-Hardware_archiveLinks
☆81Updated 3 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆76Updated 6 years ago
- Next generation CGRA generator☆111Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆91Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆59Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- ☆87Updated 2 years ago
- ☆103Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- ☆86Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- MAERI public release☆31Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year