☆82Feb 7, 2025Updated last year
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next generation CGRA generator☆119May 26, 2026Updated last month
- ☆106Jun 27, 2022Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆62Jun 23, 2026Updated 2 weeks ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jun 3, 2026Updated last month
- ☆24Nov 10, 2020Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- magma circuits☆263Oct 19, 2024Updated last year
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 3 weeks ago
- ☆11Sep 14, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- An infrastructure for integrated EDA☆44Jul 20, 2023Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆603Updated this week
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 2 months ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆155Jul 1, 2026Updated last week
- ☆13Jun 22, 2017Updated 9 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 6 months ago