StanfordAHA / Halide-to-Hardware_archiveLinks
☆81Updated 4 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆77Updated 6 years ago
- Next generation CGRA generator☆111Updated this week
- ☆59Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆16Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆103Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆91Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated last week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- CGRA Compilation Framework☆84Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆24Updated 4 years ago