StanfordAHA / Halide-to-Hardware_archiveLinks
☆82Updated 11 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆79Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Next generation CGRA generator☆118Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆62Updated last week
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆30Updated 6 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆88Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆87Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 5 years ago
- ☆60Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago