StanfordAHA / Halide-to-Hardware_archive
☆81Updated 2 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive:
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
- ☆56Updated this week
- HLS branch of Halide☆76Updated 6 years ago
- Next generation CGRA generator☆111Updated this week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆102Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆97Updated last year
- A DSL for Systolic Arrays☆78Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Falcon Merlin Compiler☆39Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- ☆91Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- ☆40Updated 5 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- ☆24Updated 4 years ago
- DASS HLS Compiler☆29Updated last year