StanfordAHA / Halide-to-Hardware_archive
☆81Updated 2 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive:
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
- HLS branch of Halide☆76Updated 6 years ago
- ☆58Updated this week
- Next generation CGRA generator☆111Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆91Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- ☆102Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- Falcon Merlin Compiler☆39Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- ☆86Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆45Updated 2 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- MAERI public release☆31Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago