StanfordAHA / Halide-to-Hardware_archiveLinks
☆82Updated 8 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆79Updated 7 years ago
- Next generation CGRA generator☆115Updated this week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆61Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆87Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆104Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆59Updated 2 years ago
- ☆101Updated last year
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆24Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year