☆82Feb 7, 2025Updated last year
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next generation CGRA generator☆119May 26, 2026Updated 3 weeks ago
- ☆105Jun 27, 2022Updated 3 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆62May 27, 2026Updated 3 weeks ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HLS branch of Halide☆78Jul 6, 2018Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jun 3, 2026Updated 2 weeks ago
- ☆24Nov 10, 2020Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 7 months ago
- magma circuits☆263Oct 19, 2024Updated last year
- A home for Genesis2 sources.☆47Updated this week
- ☆11Sep 14, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆242Dec 8, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- An infrastructure for integrated EDA☆44Jul 20, 2023Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆600Updated this week
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 2 months ago
- ☆33Jul 22, 2020Updated 5 years ago
- Optimal approximate sampling from discrete probability distributions☆18Mar 9, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- ☆45Jun 30, 2024Updated last year
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆155Jan 8, 2026Updated 5 months ago
- ☆13Jun 22, 2017Updated 8 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago