StanfordAHA / Halide-to-Hardware_archiveLinks
☆81Updated 5 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆77Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Next generation CGRA generator☆112Updated last week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆59Updated this week
- Stencil with Optimized Dataflow Architecture☆16Updated last year
- ☆86Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- ☆88Updated 2 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆103Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- DASS HLS Compiler☆29Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆58Updated 2 years ago