StanfordAHA / Halide-to-Hardware_archiveView external linksLinks
☆82Feb 7, 2025Updated last year
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- ☆104Jun 27, 2022Updated 3 years ago
- ☆62Updated this week
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated last week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- A home for Genesis2 sources.☆44Jul 9, 2025Updated 7 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- This Is Indian Country - Spring 2018 Instance☆12Apr 30, 2018Updated 7 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- ☆11Sep 14, 2020Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Fibertree emulator☆16Nov 4, 2024Updated last year
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆153Updated this week
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Jun 16, 2025Updated 8 months ago
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 7 months ago