StanfordAHA / Halide-to-Hardware_archiveLinks
☆82Updated 7 months ago
Alternatives and similar repositories for Halide-to-Hardware_archive
Users that are interested in Halide-to-Hardware_archive are comparing it to the libraries listed below
Sorting:
- HLS branch of Halide☆78Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Next generation CGRA generator☆114Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- ☆60Updated this week
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆87Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆58Updated 2 years ago
- ☆93Updated last year
- Falcon Merlin Compiler☆41Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆103Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago