Nic30 / hwtLinks
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆218Updated this week
Alternatives and similar repositories for hwt
Users that are interested in hwt are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆235Updated this week
- FuseSoC standard core library☆147Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- A curated list of awesome resources for HDL design and verification☆162Updated last week
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- HDL symbol generator☆195Updated 2 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- SystemVerilog frontend for Yosys☆166Updated this week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Python-based IP-XACT parser☆138Updated last year
- ideas and eda software for vlsi design☆50Updated this week
- hardware library for hwt (= ipcore repo)☆43Updated last month
- Fabric generator and CAD tools.☆197Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- magma circuits☆262Updated last year
- FPGA and Digital ASIC Build System☆78Updated last week
- Streaming based VHDL parser.☆84Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago