Nic30 / hwtLinks
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆211Updated last week
Alternatives and similar repositories for hwt
Users that are interested in hwt are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆139Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆208Updated this week
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- Control and status register code generator toolchain☆137Updated last week
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- UVM 1.2 port to Python☆251Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- magma circuits☆261Updated 7 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- ☆201Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Fabric generator and CAD tools.☆185Updated last week
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- Verilog digital signal processing components☆139Updated 2 years ago