VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆226Oct 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for hwt
Users that are interested in hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Next generation CGRA generator☆119Updated this week
- A Hardware Construct Language☆45Jul 25, 2022Updated 4 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 7 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆306Oct 26, 2026Updated last week
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Visual Simulation of Register Transfer Logic☆114Aug 17, 2026Updated 2 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆292Nov 25, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Updated this week
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago