Nic30 / hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆199Updated 3 months ago
Related projects: ⓘ
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆191Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆281Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆109Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆192Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆136Updated last year
- SystemVerilog support for Yosys☆156Updated this week
- A complete open-source design-for-testing (DFT) Solution☆131Updated 3 weeks ago
- HDL symbol generator☆178Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆253Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆191Updated last year
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆66Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆118Updated 7 months ago
- Network on Chip Implementation written in SytemVerilog☆151Updated 2 years ago
- UVM 1.2 port to Python☆234Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆126Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆286Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆284Updated this week
- ☆66Updated this week
- ideas and eda software for vlsi design☆45Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆100Updated 10 months ago
- SystemRDL 2.0 language compiler front-end☆226Updated 2 weeks ago
- Code used in☆168Updated 7 years ago
- Fabric generator and CAD tools☆147Updated this week
- FuseSoC standard core library☆105Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆353Updated this week
- A curated list of awesome resources for HDL design and verification☆138Updated last week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- Control and status register code generator toolchain☆88Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month