VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆225May 19, 2026Updated this week
Alternatives and similar repositories for hwt
Users that are interested in hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- hardware library for hwt (= ipcore repo)☆44May 13, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29May 13, 2026Updated last week
- Next generation CGRA generator☆120Updated this week
- A Hardware Construct Language☆45Jul 25, 2022Updated 3 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 6 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55Updated this week
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Visual Simulation of Register Transfer Logic☆114Feb 14, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆300May 2, 2026Updated 3 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated last month
- ☆105Jun 27, 2022Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 6 months ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18May 13, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- ☆27Mar 17, 2026Updated 2 months ago