VHDL/Verilog/SystemC code generator, simulator API written in python/c++
☆221Dec 23, 2025Updated 2 months ago
Alternatives and similar repositories for hwt
Users that are interested in hwt are comparing it to the libraries listed below
Sorting:
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- magma circuits☆265Oct 19, 2024Updated last year
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆296Nov 17, 2025Updated 3 months ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- ☆104Jun 27, 2022Updated 3 years ago
- Visual Simulation of Register Transfer Logic☆111Feb 14, 2026Updated 2 weeks ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- A Hardware Construct Language☆44Jul 25, 2022Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week