Alternatives and similar repositories for hwt:

Users that are interested in hwt are comparing it to the libraries listed below

• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆133Updated 2 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆289Updated last month
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆205Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆217Updated 2 weeks ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆134Updated 3 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆387Updated 2 weeks ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆199Updated 5 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated 2 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆251Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆189Updated last month
• phanrahan / magma
  magma circuits
  ☆260Updated 5 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆122Updated last month
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆176Updated 3 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆115Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆144Updated 10 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆152Updated 3 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆312Updated this week
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆157Updated last year
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆77Updated 5 months ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆165Updated 4 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆87Updated last month
• svunit / svunit
  ☆198Updated last month
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆171Updated 2 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆170Updated this week
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆111Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆250Updated last month