A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
☆297Mar 13, 2026Updated last week
Alternatives and similar repositories for PyRTL
Users that are interested in PyRTL are comparing it to the libraries listed below
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆741Dec 6, 2017Updated 8 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆222Dec 23, 2025Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated last month
- The MyHDL development repository☆1,113Apr 10, 2025Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Next generation CGRA generator☆119Mar 13, 2026Updated last week
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆324Mar 8, 2026Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week