UCSBarchlab / PyRTLLinks
A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
☆282Updated last week
Alternatives and similar repositories for PyRTL
Users that are interested in PyRTL are comparing it to the libraries listed below
Sorting:
- magma circuits☆261Updated 8 months ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆419Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆284Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- PandA-bambu public repository☆271Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆328Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆262Updated 3 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆213Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- Python wrapper for verilator model☆86Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆171Updated 5 years ago
- HW Design: A Functional Approach☆146Updated 2 years ago
- Vitis HLS LLVM source code and examples☆391Updated 9 months ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- Next generation CGRA generator☆112Updated last week
- high-performance RTL simulator☆168Updated last year
- SystemVerilog synthesis tool☆201Updated 4 months ago
- RISC-V Virtual Prototype☆171Updated 7 months ago
- Chisel components for FPGA projects☆125Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- Open-source FPGA research and prototyping framework.☆208Updated 11 months ago
- ☆86Updated last year
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆221Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month