A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
☆302Aug 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for PyRTL
Users that are interested in PyRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆465Jul 2, 2026Updated last month
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆778Dec 6, 2017Updated 8 years ago
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- magma circuits☆265Oct 19, 2024Updated last year
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- The MyHDL development repository☆1,127Apr 10, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 3 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- Hardware Description Library☆96Feb 17, 2026Updated 6 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆240Updated this week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated last month
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- A modern hardware definition language and toolchain based on Python☆2,074Aug 23, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- XLS: Accelerated HW Synthesis☆1,847Updated this week