A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
☆301May 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for PyRTL
Users that are interested in PyRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆455Apr 5, 2026Updated 2 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆758Dec 6, 2017Updated 8 years ago
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- magma circuits☆265Oct 19, 2024Updated last year
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Next generation CGRA generator☆119May 26, 2026Updated 2 weeks ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,325Jan 5, 2026Updated 5 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 5 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- XLS: Accelerated HW Synthesis☆1,498Updated this week