A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
☆296Nov 17, 2025Updated 3 months ago
Alternatives and similar repositories for PyRTL
Users that are interested in PyRTL are comparing it to the libraries listed below
Sorting:
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆735Dec 6, 2017Updated 8 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- The MyHDL development repository☆1,111Apr 10, 2025Updated 10 months ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Feb 17, 2026Updated last week
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- ☆104Jun 27, 2022Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆771Jun 15, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month