phanrahan / magmathonLinks
Magma Hackathon
☆12Updated 5 years ago
Alternatives and similar repositories for magmathon
Users that are interested in magmathon are comparing it to the libraries listed below
Sorting:
- mantle library☆44Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Loam system models☆16Updated 5 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆48Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated last month
- ☆26Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Framework Open EDA Gui☆68Updated 8 months ago
- ☆26Updated 5 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- ☆33Updated 2 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated 11 months ago
- FOS - FPGA Operating System☆71Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆84Updated 10 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆56Updated 3 years ago