phanrahan/mantle external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

phanrahan/mantle

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/phanrahan/mantle)

Close

phanrahan / mantleView on GitHubMore

• External links
• Readme badge

mantle library

☆44Dec 20, 2022Updated 3 years ago

Alternatives and similar repositories for mantle

Users that are interested in mantle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• phanrahan / loam

  View on GitHub
  Loam system models
  ☆16Dec 30, 2019Updated 6 years ago
• leonardt / fault

  View on GitHub
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Mar 11, 2024Updated 2 years ago
• phanrahan / magma

  View on GitHub
  magma circuits
  ☆265Oct 19, 2024Updated last year
• leonardt / pycoreir

  View on GitHub
  Python bindings for coreir
  ☆11Sep 13, 2023Updated 2 years ago
• phanrahan / magmathon

  View on GitHub
  Magma Hackathon
  ☆12Mar 4, 2020Updated 6 years ago
• leonardt / hwtypes

  View on GitHub
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Sep 13, 2023Updated 2 years ago
• rdaly525 / coreir

  View on GitHub
  ☆105Jun 27, 2022Updated 3 years ago
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last month
• fvutils / py-hpi

  View on GitHub
  Python/Simulator integration using procedure calls
  ☆10Mar 12, 2020Updated 6 years ago
• YosysHQ / yosys-bench

  View on GitHub
  Benchmarks for Yosys development
  ☆24Feb 17, 2020Updated 6 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 6 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• leonardt / ast_tools

  View on GitHub
  Toolbox for working with the Python AST
  ☆16Sep 13, 2023Updated 2 years ago
• leonardt / verilogAST-cpp

  View on GitHub
  C++17 implementation of an AST for Verilog code generation
  ☆24Jun 14, 2023Updated 2 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 3 years ago
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆28Jan 21, 2026Updated 2 months ago
• StanfordAHA / garnet

  View on GitHub
  Next generation CGRA generator
  ☆119Updated this week
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago
• rochus-keller / Verilog

  View on GitHub
  This is the Verilog 2005 parser used by VerilogCreator
  ☆15May 19, 2019Updated 6 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• Kuree / kratos

  View on GitHub
  Debuggable hardware generator
  ☆71Feb 17, 2023Updated 3 years ago
• tomahawkins / verilog

  View on GitHub
  A Verilog parser for Haskell.
  ☆36Jul 6, 2021Updated 4 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• daveshah1 / hilotof

  View on GitHub
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆13Feb 9, 2019Updated 7 years ago
• miya4649 / fpga_pmg

  View on GitHub
  FPGA Portable Music Generator
  ☆11Aug 1, 2018Updated 7 years ago
• cristian-mattarei / CoSA

  View on GitHub
  CoreIR Symbolic Analyzer
  ☆75Oct 27, 2020Updated 5 years ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• Nic30 / hwt

  View on GitHub
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆223Dec 23, 2025Updated 3 months ago
• isi-rcg / spicy

  View on GitHub
  Hot & Spicy tool suite
  ☆23Jan 4, 2022Updated 4 years ago
• The-OpenROAD-Project-Attic / Resizer

  View on GitHub
  ☆15Oct 24, 2019Updated 6 years ago
• cucapra / patronus

  View on GitHub
  work in progress, playing around with btor2 in rust
  ☆12Feb 24, 2026Updated last month
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆18Apr 6, 2022Updated 3 years ago
• comsec-group / cellift-yosys

  View on GitHub
  A fork of Yosys that integrates the CellIFT pass
  ☆13Jul 23, 2025Updated 8 months ago
• cdonovick / peak

  View on GitHub
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Dec 5, 2023Updated 2 years ago