phanrahan/mantle external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

phanrahan/mantle

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/phanrahan/mantle)

Close

phanrahan / mantleView on GitHubMore

• External links
• Readme badge

mantle library

☆44Dec 20, 2022Updated 3 years ago

Alternatives and similar repositories for mantle

Users that are interested in mantle are comparing it to the libraries listed below

• phanrahan / loam

  View on GitHub
  Loam system models
  ☆16Dec 30, 2019Updated 6 years ago
• leonardt / fault

  View on GitHub
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Mar 11, 2024Updated last year
• phanrahan / magma

  View on GitHub
  magma circuits
  ☆265Oct 19, 2024Updated last year
• rdaly525 / coreir

  View on GitHub
  ☆104Jun 27, 2022Updated 3 years ago
• phanrahan / magmathon

  View on GitHub
  Magma Hackathon
  ☆12Mar 4, 2020Updated 6 years ago
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 3 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last week
• YosysHQ / yosys-bench

  View on GitHub
  Benchmarks for Yosys development
  ☆24Feb 17, 2020Updated 6 years ago
• leonardt / hwtypes

  View on GitHub
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Sep 13, 2023Updated 2 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• fvutils / py-hpi

  View on GitHub
  Python/Simulator integration using procedure calls
  ☆10Mar 12, 2020Updated 5 years ago
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Jan 21, 2026Updated last month
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• tomahawkins / verilog

  View on GitHub
  A Verilog parser for Haskell.
  ☆36Jul 6, 2021Updated 4 years ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆18Apr 6, 2022Updated 3 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• StanfordAHA / garnet

  View on GitHub
  Next generation CGRA generator
  ☆118Feb 14, 2026Updated 2 weeks ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 5 years ago
• The-OpenROAD-Project-Attic / Resizer

  View on GitHub
  ☆15Oct 24, 2019Updated 6 years ago
• cristian-mattarei / CoSA

  View on GitHub
  CoreIR Symbolic Analyzer
  ☆74Oct 27, 2020Updated 5 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• Elphel / vdt-plugin

  View on GitHub
  mirror of https://git.elphel.com/Elphel/vdt-plugin
  ☆15Nov 29, 2017Updated 8 years ago
• JohnDMcMaster / project2064

  View on GitHub
  XC2064 bitstream documentation
  ☆18Sep 24, 2018Updated 7 years ago
• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• laforest / Octavo

  View on GitHub
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆76Apr 2, 2019Updated 6 years ago
• Nic30 / hwt

  View on GitHub
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆221Dec 23, 2025Updated 2 months ago
• cdonovick / peak

  View on GitHub
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Dec 5, 2023Updated 2 years ago
• cr1901 / spi_tb

  View on GitHub
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21May 20, 2020Updated 5 years ago
• stevenbell / csirx

  View on GitHub
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Jul 10, 2019Updated 6 years ago
• Kuree / kratos

  View on GitHub
  Debuggable hardware generator
  ☆71Feb 17, 2023Updated 3 years ago
• cloudxcc / Arduissimo

  View on GitHub
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆22Dec 20, 2019Updated 6 years ago