Alternatives and similar repositories for mantle:

Users that are interested in mantle are comparing it to the libraries listed below

• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆73Updated 4 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• phanrahan / magmathon
  Magma Hackathon
  ☆11Updated 4 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated 2 years ago
• phanrahan / loam
  Loam system models
  ☆16Updated 5 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆41Updated 11 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 7 months ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 7 months ago
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆74Updated this week
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 11 months ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆81Updated last week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 5 months ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆38Updated 2 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 5 years ago
• pulp-platform / svase
  ☆31Updated last month
• YosysHQ / padring
  A padring generator for ASICs
  ☆25Updated last year
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• drom / logidrom
  Digital Circuit rendering engine
  ☆37Updated last year
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 11 months ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆55Updated last month
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago