cdonovick / peakLinks
Peak : Processor Specification Language ala Newell and Bell's ISP
☆20Updated last year
Alternatives and similar repositories for peak
Users that are interested in peak are comparing it to the libraries listed below
Sorting:
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- ☆104Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- ☆15Updated 4 years ago
- RTLCheck☆22Updated 7 years ago
- ILA Model Database☆23Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- Next generation CGRA generator☆115Updated last week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Verilog AST☆21Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ☆29Updated 8 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- ☆13Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆44Updated 6 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year