Peak : Processor Specification Language ala Newell and Bell's ISP
☆20Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for peak
Users that are interested in peak are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Next generation CGRA generator☆119Updated this week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆82Feb 7, 2025Updated last year
- ☆62Updated this week
- rdebath/PuTTY, but with real TrueColor support. Might make clean patch when I have the time.☆14Jun 11, 2015Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- A heuristic procedure for proving inequalities☆34Sep 4, 2018Updated 7 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Mar 13, 2026Updated last week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- A home for Genesis2 sources.☆44Mar 13, 2026Updated last week
- ☆30Oct 16, 2022Updated 3 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year