Alternatives and similar repositories for peak:

Users that are interested in peak are comparing it to the libraries listed below

• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆20Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• jianyicheng / iiProver
  An LLVM pass to prove that an II works for the given loop for Vitis HLS
  ☆11Updated 3 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆40Updated 4 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆28Updated last year
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 5 years ago
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆18Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆34Updated 2 years ago
• StanfordAHA / aha
  ☆54Updated this week
• zhemao / creek
  A vector processor implemented in Chisel
  ☆21Updated 10 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆109Updated this week
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆36Updated last month
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆36Updated 10 months ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆38Updated 2 months ago