cdonovick / peakLinks
Peak : Processor Specification Language ala Newell and Bell's ISP
☆20Updated last year
Alternatives and similar repositories for peak
Users that are interested in peak are comparing it to the libraries listed below
Sorting:
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- ☆103Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆15Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 4 months ago
- ☆26Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Next generation CGRA generator☆114Updated this week
- ILA Model Database☆23Updated 5 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- ☆13Updated 4 years ago
- Verilog AST☆21Updated last year
- DASS HLS Compiler☆29Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆19Updated last year