Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆334Jun 30, 2025Updated last year
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Streaming based VHDL parser.☆86Updated this week
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,173Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆252Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated last week
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 22, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- VHDL compiler and simulator☆900Updated this week
- draws an SVG schematic from a JSON netlist☆836Jan 25, 2024Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- ☆147Feb 16, 2026Updated 8 months ago
- VHDL related news.☆27Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- An abstract language model of VHDL written in Python.☆66Updated this week