Nic30 / hdlConvertor

Related projects ⓘ

Alternatives and complementary repositories for hdlConvertor

• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆236Updated 2 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆408Updated 2 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆202Updated 3 weeks ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated last month
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated last week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆121Updated 9 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• svunit / svunit
  ☆186Updated last week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆271Updated 4 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆194Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆333Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆407Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆128Updated 5 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆294Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆214Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 3 weeks ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆623Updated this week
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆114Updated last month
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago