Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆321Jun 30, 2025Updated 9 months ago
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Streaming based VHDL parser.☆85Jul 15, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog compiler and language services☆1,002Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆786Jun 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- draws an SVG schematic from a JSON netlist☆782Jan 25, 2024Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆144Mar 25, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- D3.js and ELK based schematic visualizer☆118Feb 27, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Apr 4, 2026Updated last week
- ☆139Feb 16, 2026Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆425Mar 20, 2026Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- Hardware Description Languages☆1,140Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- The UVM written in Python☆520Mar 30, 2026Updated last week
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- Style guide enforcement for VHDL☆236Feb 5, 2026Updated 2 months ago