Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆317Jun 30, 2025Updated 8 months ago
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆961Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆765Jan 25, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- The UVM written in Python☆502Updated this week
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 17, 2026Updated last week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- VHDL related news.☆27Updated this week
- ☆140Feb 16, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 22, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year