Nic30 / hdlConvertorLinks
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆304Updated 3 months ago
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆235Updated this week
- SystemVerilog support in VS Code☆142Updated 8 months ago
- UVM 1.2 port to Python☆253Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- ☆208Updated 7 months ago
- The UVM written in Python☆468Updated this week
- AXI interface modules for Cocotb☆293Updated 3 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- Unit testing for cocotb☆163Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- Build Customized FPGA Implementations for Vivado☆341Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆285Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- Xilinx Tcl Store☆368Updated 2 weeks ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Code generation tool for control and status registers☆427Updated last month
- magma circuits☆262Updated last year
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Altera Advanced Synthesis Cookbook 11.0☆108Updated 2 years ago