Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆332Jun 30, 2025Updated last year
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,144Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆795Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆801Jun 15, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- 👾 Design ∪ Hardware☆79Updated this week
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,938Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆241Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- hardware library for hwt (= ipcore repo)☆45Aug 24, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cross EDA Abstraction and Automation☆43Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆148Updated this week
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 4 months ago
- VHDL related news.☆27Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,510Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Sep 11, 2026Updated last week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- ☆145Feb 16, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 7 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 4 months ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 3 years ago
- Hardware Description Languages☆1,171Jul 9, 2026Updated 2 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- The UVM written in Python☆570Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week