Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
☆328Jun 30, 2025Updated 11 months ago
Alternatives and similar repositories for hdlConvertor
Users that are interested in hdlConvertor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog compiler and language services☆1,068Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 4, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week
- draws an SVG schematic from a JSON netlist☆796Jan 25, 2024Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- hardware library for hwt (= ipcore repo)☆44May 30, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated 3 weeks ago
- VHDL related news.☆27Updated this week
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆828May 14, 2026Updated 3 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- ☆142Feb 16, 2026Updated 3 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆446Apr 22, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- The UVM written in Python☆546Updated this week
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29May 28, 2026Updated 2 weeks ago
- Style guide enforcement for VHDL☆242May 29, 2026Updated last week