leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆32Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- ☆15Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆27Updated 7 years ago
- Next generation CGRA generator☆111Updated this week
- ☆61Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last month
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆108Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆120Updated 11 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆102Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- DASS HLS Compiler☆29Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Simple runtime for Pulp platforms☆47Updated 2 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- The specification for the FIRRTL language☆54Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week