leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Related projects ⓘ
Alternatives and complementary repositories for verilogAST-cpp
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆15Updated 3 years ago
- A SystemVerilog source file pickler.☆51Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- The specification for the FIRRTL language☆46Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Hardware generator debugger☆71Updated 9 months ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 3 weeks ago
- ☆39Updated 4 years ago
- Next generation CGRA generator☆106Updated this week
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Project repo for the POSH on-chip network generator☆43Updated last year
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- slang-based frontend for Yosys☆43Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago