leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆25Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆103Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆15Updated 4 years ago
- Python Model of the RISC-V ISA☆55Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆87Updated 11 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- A tool for synthesizing Verilog programs☆101Updated 3 weeks ago
- Next generation CGRA generator☆114Updated this week
- Debuggable hardware generator☆70Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆29Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆111Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆35Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 months ago
- ☆16Updated 2 years ago