leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆15Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆104Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- Pulp virtual platform☆24Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆90Updated 2 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 8 months ago
- ☆29Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆40Updated 4 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago