leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- ☆15Updated 4 years ago
- Simple runtime for Pulp platforms☆50Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- Debuggable hardware generator☆71Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆90Updated last month
- Pulp virtual platform☆24Updated 6 months ago
- Visual Simulation of Register Transfer Logic☆110Updated 5 months ago
- A tool for synthesizing Verilog programs☆109Updated 5 months ago
- Wavious Wlink☆12Updated 4 years ago
- ☆104Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- Next generation CGRA generator☆118Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- RISC-V GPGPU☆36Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago