C++17 implementation of an AST for Verilog code generation
☆24Jun 14, 2023Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- parser combinator and AST generator in c++17☆24Feb 16, 2023Updated 3 years ago
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- Next generation CGRA generator☆119Mar 13, 2026Updated last week
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 weeks ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- A command line application for parsing DLL dependencies recursively☆16Sep 27, 2024Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Simulate System76 EC with area8051 emulator☆12Mar 2, 2024Updated 2 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month
- npcomp - An aspirational MLIR based numpy compiler☆51Jul 31, 2020Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- ☆16Sep 26, 2022Updated 3 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- C++ Memory allocator for packet queues that free() in roughly the same order that they alloc().☆16Mar 15, 2018Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Dependency graph generator for C++ code.☆19Feb 1, 2019Updated 7 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 3 years ago
- ☆15Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 4 months ago
- Data structures for ASTs☆14Dec 6, 2022Updated 3 years ago
- ☆105Jun 27, 2022Updated 3 years ago