leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆25Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆15Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Next generation CGRA generator☆114Updated last week
- ☆103Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- Python Model of the RISC-V ISA☆56Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆29Updated 8 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Simple runtime for Pulp platforms☆49Updated last week
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Floating point modules for CHISEL☆31Updated 10 years ago
- Pulp virtual platform☆23Updated 2 months ago