leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Alternatives and similar repositories for verilogAST-cpp:
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- ☆15Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated 2 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated 2 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- Xtext project to parse CoreDSL files☆17Updated 2 months ago
- ☆26Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- DASS HLS Compiler☆29Updated last year
- ☆43Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- ☆15Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Next generation CGRA generator☆110Updated this week