leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ☆15Updated 4 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Parsing library for BLIF netlists☆19Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Debuggable hardware generator☆70Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆115Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 2 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆29Updated 8 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- Pulp virtual platform☆24Updated 3 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago