leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- ☆27Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆103Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Simple runtime for Pulp platforms☆48Updated this week
- C library for the emulation of reduced-precision floating point types☆52Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Next generation CGRA generator☆112Updated last week
- ☆15Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- A tool for synthesizing Verilog programs☆95Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- An infrastructure for integrated EDA☆41Updated last year
- The specification for the FIRRTL language☆58Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated last month