C++17 implementation of an AST for Verilog code generation
☆23Jun 14, 2023Updated 3 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Next generation CGRA generator☆119Updated this week
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 4 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simulate System76 EC with area8051 emulator☆12Mar 2, 2024Updated 2 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- A command line application for parsing DLL dependencies recursively☆17Sep 27, 2024Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- 『컴퓨터 시스템 딥 다이브』(한빛미디어, 2023) 예제 코드 저장소입니다.☆10Dec 28, 2023Updated 2 years ago
- npcomp - An aspirational MLIR based numpy compiler☆51Jul 31, 2020Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C++ Memory allocator for packet queues that free() in roughly the same order that they alloc().☆16Mar 15, 2018Updated 8 years ago
- Wicked fast, thread safe in-memory key/object store for C++☆11Dec 8, 2016Updated 9 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Use omnios in github actions☆19Updated this week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 11 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 8 months ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 4 years ago
- Unfancy Lua☆17Feb 25, 2013Updated 13 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- ☆10Jun 1, 2023Updated 3 years ago
- ☆17Jul 7, 2026Updated last week
- ☆14Feb 14, 2022Updated 4 years ago