leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Alternatives and similar repositories for verilogAST-cpp:
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆32Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- ☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆39Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- ☆43Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- The specification for the FIRRTL language☆54Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Simple runtime for Pulp platforms☆45Updated last month
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- (System)Verilog to Chisel translator☆113Updated 2 years ago