leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Alternatives and similar repositories for verilogAST-cpp:
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 11 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Next generation CGRA generator☆110Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- ☆15Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- ☆102Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 6 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated 2 weeks ago
- Pulp virtual platform☆23Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆26Updated 7 years ago