leonardt / verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Related projects ⓘ
Alternatives and complementary repositories for verilogAST-cpp
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆15Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Next generation CGRA generator☆106Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- The specification for the FIRRTL language☆45Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆48Updated last month
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- ☆26Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆27Updated last week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 3 months ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 2 weeks ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago