leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- ☆15Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A SystemVerilog source file pickler.☆60Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- Next generation CGRA generator☆118Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆104Updated 3 years ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- A Tiny Processor Core☆114Updated 6 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago