leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated last year
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆15Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆27Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Next generation CGRA generator☆111Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 8 years ago
- ☆103Updated 2 years ago
- C library for the emulation of reduced-precision floating point types☆51Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Hardware generator debugger☆74Updated last year
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- The specification for the FIRRTL language☆56Updated this week