leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆15Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆104Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 9 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆29Updated 8 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Python Model of the RISC-V ISA☆61Updated 3 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 3 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago