leonardt / verilogAST-cppLinks
C++17 implementation of an AST for Verilog code generation
☆24Updated 2 years ago
Alternatives and similar repositories for verilogAST-cpp
Users that are interested in verilogAST-cpp are comparing it to the libraries listed below
Sorting:
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ☆15Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Pulp virtual platform☆23Updated last month
- Next generation CGRA generator☆113Updated 3 weeks ago
- EDA wiki☆53Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago
- Python Model of the RISC-V ISA☆53Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆103Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆28Updated 7 years ago
- DATuner Repository☆18Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago