netlistDB - Intermediate format for digital hardware representation with graph database API
☆31Mar 17, 2021Updated 5 years ago
Alternatives and similar repositories for netlistDB
Users that are interested in netlistDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆16Apr 30, 2021Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- ☆30Oct 2, 2023Updated 3 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 4 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆43May 26, 2018Updated 8 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 11 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago