HardwareIR / netlistDBLinks
netlistDB - Intermediate format for digital hardware representation with graph database API
☆31Updated 4 years ago
Alternatives and similar repositories for netlistDB
Users that are interested in netlistDB are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Updated 3 years ago
- Parsing library for BLIF netlists☆19Updated 11 months ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated this week
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ☆56Updated 3 years ago
- ☆44Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆31Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 9 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated last month
- ☆104Updated 3 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Useful utilities for BAR projects☆32Updated last year
- ☆29Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago