netlistDB - Intermediate format for digital hardware representation with graph database API
☆31Mar 17, 2021Updated 5 years ago
Alternatives and similar repositories for netlistDB
Users that are interested in netlistDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆16Oct 14, 2026Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- ☆30Oct 2, 2023Updated 3 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Oct 17, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆249Updated this week
- Streaming based VHDL parser.☆86Updated this week
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- ☆43May 26, 2018Updated 8 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 6 years ago