HardwareIR / netlistDB
netlistDB - Intermediate format for digital hardware representation with graph database API
☆30Updated 4 years ago
Alternatives and similar repositories for netlistDB:
Users that are interested in netlistDB are comparing it to the libraries listed below
- Collection of test cases for Yosys☆18Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆55Updated 2 years ago
- Parsing library for BLIF netlists☆18Updated 4 months ago
- ☆41Updated 5 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Cross EDA Abstraction and Automation☆36Updated last month
- Simple UVM environment for experimenting with Verilator.☆19Updated 2 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- ☆22Updated last year