phanrahan / loamLinks
Loam system models
☆16Updated 5 years ago
Alternatives and similar repositories for loam
Users that are interested in loam are comparing it to the libraries listed below
Sorting:
- mantle library☆44Updated 2 years ago
- Magma Hackathon☆12Updated 5 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- ☆23Updated 3 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Verification Utilities for MyHDL☆17Updated last year
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Cross EDA Abstraction and Automation☆39Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- ☆38Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 5 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Digital Circuit rendering engine☆39Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆36Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆55Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year