Loam system models
☆16Dec 30, 2019Updated 6 years ago
Alternatives and similar repositories for loam
Users that are interested in loam are comparing it to the libraries listed below
Sorting:
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 7 months ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Another tutorial for writing a Forth interpreter in assembly☆19Oct 8, 2017Updated 8 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- iCE40UP5K in an Adafruit Feather form factor☆25Aug 11, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆106Feb 12, 2025Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- Analysis tool for the CC and CV experiment of supercapacitors☆13Sep 12, 2021Updated 4 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated this week
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 10 years ago