Loam system models
☆16Dec 30, 2019Updated 6 years ago
Alternatives and similar repositories for loam
Users that are interested in loam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- A command line application for parsing DLL dependencies recursively☆17Sep 27, 2024Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- Another tutorial for writing a Forth interpreter in assembly☆19Oct 8, 2017Updated 8 years ago
- iCE40UP5K in an Adafruit Feather form factor☆25Aug 11, 2022Updated 3 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆110Feb 12, 2025Updated last year
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Repo manifest files for Mentor Embedded release of Android for Xilinx Zynq UltraScale+ MPSoC☆16Sep 11, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 7 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- Next generation CGRA generator☆119Updated this week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- ☆11May 30, 2018Updated 7 years ago
- 开源免费的 婚礼邀请函 小程序☆13Nov 13, 2021Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last week