Debuggable hardware generator
☆71Feb 17, 2023Updated 3 years ago
Alternatives and similar repositories for kratos
Users that are interested in kratos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Next generation CGRA generator☆119Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- ☆61Updated this week
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆83Oct 22, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆45Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,174Updated this week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆82Feb 7, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Haskell library for hardware description☆108Aug 18, 2025Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago