Debuggable hardware generator
☆71Feb 17, 2023Updated 3 years ago
Alternatives and similar repositories for kratos
Users that are interested in kratos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated last week
- magma circuits☆264Oct 19, 2024Updated last year
- ☆62Jul 16, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 2 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jun 29, 2026Updated 3 weeks ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 8 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 2 months ago
- Next-Generation AI agent platform for autonomous software engineering with intelligent orchestration, persistent memory, Knowledge Graph,…☆17Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 3 weeks ago
- ☆15May 10, 2019Updated 7 years ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- FPGA Design Suite based on C to Verilog design flow.☆250Apr 5, 2019Updated 7 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 11 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago