Debuggable hardware generator
☆71Feb 17, 2023Updated 3 years ago
Alternatives and similar repositories for kratos
Users that are interested in kratos are comparing it to the libraries listed below
Sorting:
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- ☆62Feb 23, 2026Updated last week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- ☆16May 10, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- FPGA Design Suite based on C to Verilog design flow.☆247Apr 5, 2019Updated 6 years ago