Kuree / kratosLinks
Debuggable hardware generator
☆70Updated 2 years ago
Alternatives and similar repositories for kratos
Users that are interested in kratos are comparing it to the libraries listed below
Sorting:
- ☆104Updated 3 years ago
- Hardware generator debugger☆76Updated last year
- ☆56Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- A SystemVerilog source file pickler.☆60Updated last year
- Visual Simulation of Register Transfer Logic☆102Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Fast PnR toolchain for CGRA☆18Updated last year
- mantle library☆44Updated 2 years ago
- ☆38Updated 3 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 3 months ago
- ☆31Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Next generation CGRA generator☆115Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- ☆85Updated last week