Debuggable hardware generator
☆71Feb 17, 2023Updated 3 years ago
Alternatives and similar repositories for kratos
Users that are interested in kratos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Next generation CGRA generator☆119Updated this week
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Mar 13, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- ☆62Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆286Dec 8, 2025Updated 3 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆28Jun 17, 2025Updated 9 months ago
- ☆16May 10, 2019Updated 6 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- FPGA Design Suite based on C to Verilog design flow.☆247Apr 5, 2019Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago