Alternatives and similar repositories for kratos

Users that are interested in kratos are comparing it to the libraries listed below

• rdaly525 / coreir
  ☆104Updated 3 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆88Updated this week
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆87Updated 5 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆106Updated 3 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 7 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆116Updated last year
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆89Updated last year
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆126Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated last week
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 6 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆43Updated 2 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆210Updated last year
• chipsalliance / fpga-interchange-schema
  ☆58Updated 3 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆68Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆33Updated 2 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 10 years ago
• pulp-platform / svase
  ☆33Updated 10 months ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆116Updated this week
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆45Updated 8 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆176Updated this week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 3 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated last week