Kuree / kratos
Debuggable hardware generator
☆68Updated 2 years ago
Alternatives and similar repositories for kratos:
Users that are interested in kratos are comparing it to the libraries listed below
- Hardware generator debugger☆73Updated last year
- ☆36Updated 2 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 3 months ago
- ☆55Updated 2 years ago
- SystemVerilog frontend for Yosys☆80Updated this week
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- mantle library☆43Updated 2 years ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- ☆102Updated 2 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆31Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆80Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- hardware library for hwt (= ipcore repo)☆37Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Visual Simulation of Register Transfer Logic☆94Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- The specification for the FIRRTL language☆51Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆105Updated 11 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆33Updated 5 months ago
- SpinalHDL Hardware Math Library☆85Updated 8 months ago