Alternatives and similar repositories for dahlia:

Users that are interested in dahlia are comparing it to the libraries listed below

• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 6 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆156Updated 9 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆43Updated last year
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆100Updated 5 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated 7 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆525Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 9 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆90Updated 9 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆105Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆250Updated last month
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆51Updated 4 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆103Updated 9 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆71Updated 7 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated this week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆70Updated 9 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆91Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆53Updated this week
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆173Updated 8 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆70Updated 4 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last month
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆32Updated 3 years ago