Time-sensitive affine types for predictable hardware generation
☆148Jan 5, 2026Updated 2 months ago
Alternatives and similar repositories for dahlia
Users that are interested in dahlia are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆60Aug 4, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Fearless hardware design☆198Aug 20, 2025Updated 6 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,050Updated this week
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Aug 14, 2025Updated 6 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- generating hardware accelerators for pangenomic graph queries☆40Feb 26, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Next generation CGRA generator☆118Feb 14, 2026Updated 3 weeks ago
- ☆87Mar 5, 2024Updated 2 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- ☆30Apr 26, 2019Updated 6 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago