cucapra / dahliaLinks
Time-sensitive affine types for predictable hardware generation
ā145Updated this week
Alternatives and similar repositories for dahlia
Users that are interested in dahlia are comparing it to the libraries listed below
Sorting:
- ā40Updated 4 years ago
- A core language for rule-based hardware design š¦ā162Updated last week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.ā93Updated last month
- ā104Updated 3 years ago
- A Hardware Pipeline Description Languageā48Updated 3 months ago
- The source code to the Voss II Hardware Verification Suiteā56Updated last month
- FPGA synthesis tool powered by program synthesisā51Updated 2 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verificationā162Updated 2 weeks ago
- A generic test bench written in Bluespecā56Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Designā33Updated 3 years ago
- CoreIR Symbolic Analyzerā74Updated 4 years ago
- A hardware compiler based on LLHD and CIRCTā263Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTLā101Updated 5 years ago
- ā27Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.ā115Updated 5 months ago
- Search-based compiler for high-performance DSP programmingā69Updated 11 months ago
- BTOR2 MLIR projectā26Updated last year
- Main pageā128Updated 5 years ago
- high-performance RTL simulatorā178Updated last year
- CHERI-RISC-V model written in Sailā65Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST projectā148Updated 2 months ago
- Bluespec BSV HLHDL tutorialā110Updated 9 years ago
- A Modeling and Verification Platform for SoCs using ILAsā78Updated last year
- Chisel/Firrtl execution engineā153Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilogā90Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Pythonā13Updated 4 years ago
- Intermediate Language (IL) for Hardware Accelerator Generatorsā559Updated this week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://gā¦ā70Updated 4 months ago
- Verilog ASTā21Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIRā140Updated this week