cucapra / dahliaLinks
Time-sensitive affine types for predictable hardware generation
☆145Updated last month
Alternatives and similar repositories for dahlia
Users that are interested in dahlia are comparing it to the libraries listed below
Sorting:
- ☆40Updated 3 years ago
- A core language for rule-based hardware design 🦑☆159Updated 2 months ago
- A Hardware Pipeline Description Language☆45Updated last month
- ☆103Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A generic test bench written in Bluespec☆54Updated 4 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆26Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- high-performance RTL simulator☆173Updated last year
- Search-based compiler for high-performance DSP programming☆67Updated 9 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated last week
- Chisel/Firrtl execution engine☆153Updated last year
- BTOR2 MLIR project☆26Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- Main page☆126Updated 5 years ago
- Verilog AST☆21Updated last year
- CHERI-RISC-V model written in Sail☆64Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago