cucapra / dahlia
Time-sensitive affine types for predictable hardware generation
☆138Updated 6 months ago
Alternatives and similar repositories for dahlia:
Users that are interested in dahlia are comparing it to the libraries listed below
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- ☆40Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 7 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- The SiFive wake build tool☆87Updated 3 weeks ago
- high-performance RTL simulator☆151Updated 7 months ago
- ☆102Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆517Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- A hardware compiler based on LLHD and CIRCT☆255Updated last year
- simple snapshot-style integration testing for commands☆70Updated 7 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- Chisel/Firrtl execution engine☆154Updated 5 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆85Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆138Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆88Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆63Updated this week
- A generic test bench written in Bluespec☆49Updated 4 years ago
- Fearless hardware design☆175Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆243Updated this week
- CHERI-RISC-V model written in Sail☆57Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago