cristian-mattarei / CoSAView external linksLinks
CoreIR Symbolic Analyzer
☆74Oct 27, 2020Updated 5 years ago
Alternatives and similar repositories for CoSA
Users that are interested in CoSA are comparing it to the libraries listed below
Sorting:
- Pono: A flexible and extensible SMT-based model checker☆117Feb 5, 2026Updated last week
- ☆104Jun 27, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆139Jan 30, 2026Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Hardware Formal Verification Tool☆87Feb 10, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- ☆82Feb 7, 2025Updated last year