cristian-mattarei / CoSALinks
CoreIR Symbolic Analyzer
☆73Updated 4 years ago
Alternatives and similar repositories for CoSA
Users that are interested in CoSA are comparing it to the libraries listed below
Sorting:
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- Hardware Formal Verification Tool☆55Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- Reads a state transition system and performs property checking☆83Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- Pono: A flexible and extensible SMT-based model checker☆103Updated this week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- ☆13Updated 4 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- Equivalence checking with Yosys☆45Updated last week
- AIGER And-Inverter-Graph Library☆79Updated 2 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- ☆18Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago
- ☆23Updated 4 years ago
- ☆103Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- ☆19Updated 11 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago