Alternatives and similar repositories for CoSA

Users that are interested in CoSA are comparing it to the libraries listed below

• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated last week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆64Updated last week
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 10 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆85Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆42Updated last week
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆29Updated 5 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆109Updated this week
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆16Updated 6 years ago
• efeslab / hardware-bugbase
  ☆18Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆86Updated last month
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆15Updated 3 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 7 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• iscas-tis / CHA
  ☆19Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated 2 months ago
• sterin / super-prove-build
  ☆13Updated 5 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago