StanfordAHA / doc
Papers, Posters, Presentations, Documentation...
☆18Updated last year
Alternatives and similar repositories for doc:
Users that are interested in doc are comparing it to the libraries listed below
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- DASS HLS Compiler☆28Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- ☆52Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆39Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆26Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- ☆34Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆15Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- ☆23Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆22Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆22Updated 6 months ago
- ☆25Updated 11 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago