StanfordAHA / doc
Papers, Posters, Presentations, Documentation...
☆18Updated last year
Alternatives and similar repositories for doc:
Users that are interested in doc are comparing it to the libraries listed below
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ☆40Updated 2 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆23Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- ☆55Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated 11 months ago
- ☆26Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- ☆34Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ☆57Updated last year
- ☆15Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago