StanfordAHA / docLinks
Papers, Posters, Presentations, Documentation...
☆19Updated last year
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆27Updated 7 years ago
- ☆59Updated this week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆44Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- ☆17Updated last month
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆16Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆37Updated 7 months ago
- ☆24Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- ☆33Updated 4 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 4 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago