StanfordAHA / docLinks
Papers, Posters, Presentations, Documentation...
☆19Updated 2 years ago
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆29Updated 8 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆62Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆17Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ☆60Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Next generation CGRA generator☆118Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 9 months ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆52Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago