StanfordAHA / doc
Papers, Posters, Presentations, Documentation...
☆18Updated last year
Alternatives and similar repositories for doc:
Users that are interested in doc are comparing it to the libraries listed below
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆58Updated this week
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- DASS HLS Compiler☆29Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆40Updated 3 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆15Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆15Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- ☆57Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆66Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- ☆24Updated 4 years ago
- ☆18Updated 7 years ago