StanfordAHA / doc
Papers, Posters, Presentations, Documentation...
☆18Updated last year
Alternatives and similar repositories for doc:
Users that are interested in doc are comparing it to the libraries listed below
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆26Updated 7 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- ☆24Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- ☆40Updated 3 months ago
- ☆57Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- DASS HLS Compiler☆29Updated last year
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- ☆25Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆29Updated 2 weeks ago
- ☆35Updated 3 years ago
- ☆15Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆15Updated 2 years ago
- ☆11Updated 3 years ago
- ☆17Updated 10 months ago