StanfordAHA / docLinks
Papers, Posters, Presentations, Documentation...
☆19Updated 2 years ago
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆62Updated this week
- ☆52Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- ☆29Updated 8 years ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- ☆24Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 3 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 10 months ago
- ☆17Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- Next generation CGRA generator☆118Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆60Updated 2 years ago