StanfordAHA/doc external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

StanfordAHA/doc

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/StanfordAHA/doc)

Close

StanfordAHA / docView on GitHubMore

• External links
• Readme badge

Papers, Posters, Presentations, Documentation...

☆19Jan 9, 2024Updated 2 years ago

Alternatives and similar repositories for doc

Users that are interested in doc are comparing it to the libraries listed below

• StanfordAHA / garnet

  View on GitHub
  Next generation CGRA generator
  ☆118Feb 14, 2026Updated 2 weeks ago
• StanfordAHA / aha

  View on GitHub
  ☆62Feb 23, 2026Updated last week
• vlotnik / uvm_modem

  View on GitHub
  UVM components for DSP tasks (MODulation/DEModulation)
  ☆14Mar 2, 2022Updated 4 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines

  View on GitHub
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Jan 2, 2019Updated 7 years ago
• chipsalliance / aib-protocols

  View on GitHub
  ☆29Feb 20, 2024Updated 2 years ago
• jiayi-wang98 / lpddr4_memory_controller

  View on GitHub
  ☆12Jul 28, 2022Updated 3 years ago
• apl-cornell / PDL

  View on GitHub
  A Hardware Pipeline Description Language
  ☆57Jul 12, 2025Updated 7 months ago
• euphoric-hardware / simcommand

  View on GitHub
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Aug 30, 2023Updated 2 years ago
• spcl / SMI

  View on GitHub
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆15Mar 1, 2022Updated 4 years ago
• StanfordAHA / CGRAFlowDoc

  View on GitHub
  Documentation for the entire CGRAFlow
  ☆19Sep 17, 2021Updated 4 years ago
• PrincetonUniversity / MosaicSim

  View on GitHub
  Heterogeneous simulator for DECADES Project
  ☆32May 23, 2024Updated last year
• phanrahan / magma

  View on GitHub
  magma circuits
  ☆265Oct 19, 2024Updated last year
• hackdac / hackdac_2018_beta

  View on GitHub
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆18May 14, 2020Updated 5 years ago
• comsec-group / encarsia

  View on GitHub
  ☆28Mar 31, 2025Updated 11 months ago
• ucb-bar / RoSE

  View on GitHub
  A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…
  ☆46Apr 9, 2025Updated 10 months ago
• ctrippel / checkmate

  View on GitHub
  ☆37Jun 19, 2019Updated 6 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last week
• philzook58 / eggmt

  View on GitHub
  Egraphs Modulo Theories
  ☆18Jun 10, 2025Updated 8 months ago
• kaist-cp / hazardflow

  View on GitHub
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆21Dec 5, 2024Updated last year
• ecolab-nus / morpher

  View on GitHub
  An Open-Source Tool for CGRA Accelerators
  ☆82Sep 11, 2025Updated 5 months ago
• StanfordVLSI / Genesis2

  View on GitHub
  A home for Genesis2 sources.
  ☆44Updated this week
• StanfordAHA / Halide-to-Hardware_archive

  View on GitHub
  ☆82Feb 7, 2025Updated last year
• dillonhuff / ahaHLS

  View on GitHub
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Jun 11, 2024Updated last year
• epfl-vlsc / parendi

  View on GitHub
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆25Nov 26, 2025Updated 3 months ago
• kaist-cp / shakeflow

  View on GitHub
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆57Jan 23, 2025Updated last year
• fangism / hackt

  View on GitHub
  Hierarchical Asynchronous Circuit Kompiler Toolkit
  ☆24Dec 17, 2025Updated 2 months ago
• stanford-ppl / DAM-RS

  View on GitHub
  ☆25Feb 11, 2025Updated last year
• ymanerka / rtlcheck

  View on GitHub
  RTLCheck
  ☆25Oct 9, 2018Updated 7 years ago
• antmicro / fpga-isp-core

  View on GitHub
  ☆25Aug 7, 2023Updated 2 years ago
• PolyArch / dsagen2

  View on GitHub
  Domain-Specific Architecture Generator 2
  ☆22Oct 2, 2022Updated 3 years ago
• uwplse / rake

  View on GitHub
  compiling DSLs to high-level hardware instructions
  ☆23Nov 8, 2022Updated 3 years ago
• cornell-zhang / UniSparse

  View on GitHub
  UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
  ☆33Nov 12, 2024Updated last year
• ekiwi / rtl-repair

  View on GitHub
  Fast Symbolic Repair of Hardware Design Code
  ☆33Jan 20, 2025Updated last year
• rzhang2285 / Coppelia

  View on GitHub
  Code repository for Coppelia tool
  ☆23Nov 12, 2020Updated 5 years ago
• PrincetonUniversity / OPDB

  View on GitHub
  OpenPiton Design Benchmark
  ☆28Mar 6, 2023Updated 2 years ago
• dan-fritchman / Layout21

  View on GitHub
  Integrated Circuit Layout
  ☆57Feb 25, 2025Updated last year
• pku-liang / TensorLib

  View on GitHub
  A Spatial Accelerator Generation Framework for Tensor Algebra.
  ☆62Dec 3, 2021Updated 4 years ago
• sfu-arch / muir

  View on GitHub
  ☆24Nov 10, 2020Updated 5 years ago
• rdaly525 / coreir

  View on GitHub
  ☆104Jun 27, 2022Updated 3 years ago