Papers, Posters, Presentations, Documentation...
☆19Jan 9, 2024Updated 2 years ago
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆62Mar 16, 2026Updated last week
- Next generation CGRA generator☆119Updated this week
- ☆13Jul 28, 2022Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- ☆20Jun 12, 2024Updated last year
- ☆29Feb 20, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 9 months ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- A home for Genesis2 sources.☆44Mar 13, 2026Updated last week
- ☆82Feb 7, 2025Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆76Aug 29, 2024Updated last year
- ☆14Mar 13, 2026Updated last week
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- ☆26Feb 11, 2025Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago