Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
☆233Feb 27, 2026Updated this week
Alternatives and similar repositories for livehd
Users that are interested in livehd are comparing it to the libraries listed below
Sorting:
- magma circuits☆265Oct 19, 2024Updated last year
- ☆104Jun 27, 2022Updated 3 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆968Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- C++ logic network library☆279Sep 30, 2025Updated 5 months ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- ☆15Oct 24, 2019Updated 6 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆106Feb 12, 2025Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Modular hardware build system☆1,131Updated this week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago