Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
☆242Oct 13, 2026Updated this week
Alternatives and similar repositories for livehd
Users that are interested in livehd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- magma circuits☆264Oct 19, 2024Updated last year
- C++ logic network library☆313Updated this week
- ☆106Jun 27, 2022Updated 4 years ago
- IDEA project source files☆115Apr 15, 2026Updated 5 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆468Sep 10, 2026Updated last month
- SystemVerilog compiler and language services☆1,162Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- ☆15Oct 24, 2019Updated 6 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- ☆30Oct 16, 2022Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- Modular hardware build system☆1,230Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆299Jun 18, 2026Updated 3 months ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year