Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
☆255Nov 2, 2026Updated this week
Alternatives and similar repositories for livehd
Users that are interested in livehd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- magma circuits☆265Oct 19, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- C++ logic network library☆315Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog compiler and language services☆1,175Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 9 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- ☆15Oct 24, 2019Updated 7 years ago
- Next generation CGRA generator☆119Updated this week
- Cross EDA Abstraction and Automation☆45Updated this week
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆213Apr 5, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- A standalone structural (gate-level) verilog parser☆44Oct 12, 2026Updated 3 weeks ago
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- Modular hardware build system☆1,239Updated this week
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago