masc-ucsc / livehdLinks
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
☆226Updated last week
Alternatives and similar repositories for livehd
Users that are interested in livehd are comparing it to the libraries listed below
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- magma circuits☆262Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- high-performance RTL simulator☆180Updated last year
- ☆104Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- A SystemVerilog source file pickler.☆60Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆285Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- FPGA tool performance profiling☆102Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Next generation CGRA generator☆115Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- Open-source FPGA research and prototyping framework.☆208Updated last year
- ACT hardware description language and core tools.☆120Updated this week
- SystemVerilog frontend for Yosys☆166Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆289Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago
- C++ logic network library☆257Updated 3 weeks ago