Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
☆233Mar 20, 2026Updated this week
Alternatives and similar repositories for livehd
Users that are interested in livehd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- magma circuits☆265Oct 19, 2024Updated last year
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- ☆105Jun 27, 2022Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆989Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- Database and Tool Framework for EDA☆124Jan 25, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- ☆30Oct 16, 2022Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Modular hardware build system☆1,134Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆286Dec 8, 2025Updated 3 months ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆110Feb 12, 2025Updated last year
- Tools for working with circuits as graphs in python☆127Nov 17, 2023Updated 2 years ago