Veriloggen: A Mixed-Paradigm Hardware Construction Framework
☆324Mar 8, 2026Updated last week
Alternatives and similar repositories for veriloggen
Users that are interested in veriloggen are comparing it to the libraries listed below
Sorting:
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆362Oct 17, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- ☆43May 26, 2018Updated 7 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆222Dec 23, 2025Updated 2 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Mar 13, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- The MyHDL development repository☆1,113Apr 10, 2025Updated 11 months ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆297Mar 13, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆286Dec 8, 2025Updated 3 months ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆17Feb 20, 2020Updated 6 years ago
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- Icarus Verilog☆3,377Mar 10, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago