PyHDI / veriloggenLinks
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
☆321Updated 11 months ago
Alternatives and similar repositories for veriloggen
Users that are interested in veriloggen are comparing it to the libraries listed below
Sorting:
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆354Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆731Updated last year
- magma circuits☆261Updated 9 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 6 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆362Updated 8 years ago
- Code generation tool for control and status registers☆410Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆256Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆284Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆300Updated last month
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆446Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆422Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- UVM 1.2 port to Python☆253Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- Python-based hardware modeling framework☆242Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆595Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- AXI interface modules for Cocotb☆276Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- SystemVerilog support in VS Code☆141Updated 5 months ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆403Updated this week
- HW Design: A Functional Approach☆146Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- ☆170Updated 2 years ago