PyHDI / veriloggenLinks
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
☆321Updated last year
Alternatives and similar repositories for veriloggen
Users that are interested in veriloggen are comparing it to the libraries listed below
Sorting:
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆355Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆748Updated last year
- Code generation tool for control and status registers☆423Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆217Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆261Updated last week
- Polyphony is Python based High-Level Synthesis compiler.☆107Updated 8 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆305Updated 3 months ago
- magma circuits☆262Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Python-based hardware modeling framework☆244Updated 5 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆290Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated this week
- UVM 1.2 port to Python☆253Updated 7 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆416Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- SystemVerilog support in VS Code☆142Updated 7 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 11 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- AXI interface modules for Cocotb☆288Updated last week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month