pulp-platform / fpu_div_sqrt_mvpLinks
[UNRELEASED] FP div/sqrt unit for transprecision
☆22Updated last year
Alternatives and similar repositories for fpu_div_sqrt_mvp
Users that are interested in fpu_div_sqrt_mvp are comparing it to the libraries listed below
Sorting:
- ☆51Updated 6 years ago
- ☆34Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- HYF's high quality verilog codes☆13Updated 6 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆21Updated 5 years ago
- ☆20Updated 2 years ago
- Simple single-port AXI memory interface☆41Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆55Updated 2 years ago
- ☆20Updated 5 years ago
- ☆30Updated 2 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- ☆29Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago