[UNRELEASED] FP div/sqrt unit for transprecision
☆26Sep 9, 2025Updated 5 months ago
Alternatives and similar repositories for fpu_div_sqrt_mvp
Users that are interested in fpu_div_sqrt_mvp are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆14Feb 24, 2025Updated last year
- ☆58Feb 18, 2019Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- ☆10Feb 27, 2020Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆23Mar 15, 2025Updated 11 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- ☆16May 10, 2019Updated 6 years ago
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Lectures on Computer Architecture☆13Apr 11, 2022Updated 3 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago