[UNRELEASED] FP div/sqrt unit for transprecision
☆28Jul 27, 2026Updated 3 months ago
Alternatives and similar repositories for fpu_div_sqrt_mvp
Users that are interested in fpu_div_sqrt_mvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆62Feb 18, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Oct 19, 2026Updated 2 weeks ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆10Feb 27, 2020Updated 6 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆84Jul 18, 2026Updated 3 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated 2 weeks ago
- ☆23Mar 15, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- ☆11Jun 29, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Hardware Description Language Translator☆17Oct 20, 2026Updated last week
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- ☆11Dec 9, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- Direct Access Memory for MPSoC☆13Oct 19, 2026Updated 2 weeks ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆25Aug 11, 2024Updated 2 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 3 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Oct 19, 2026Updated 2 weeks ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago