pulp-platform / fpu_div_sqrt_mvpLinks
[UNRELEASED] FP div/sqrt unit for transprecision
☆22Updated last year
Alternatives and similar repositories for fpu_div_sqrt_mvp
Users that are interested in fpu_div_sqrt_mvp are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- verification of simple axi-based cache☆18Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆20Updated 2 years ago
- ☆28Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- ☆49Updated 6 years ago
- ☆21Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆52Updated 2 years ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- ☆29Updated last month