[UNRELEASED] FP div/sqrt unit for transprecision
☆28Jul 27, 2026Updated last month
Alternatives and similar repositories for fpu_div_sqrt_mvp
Users that are interested in fpu_div_sqrt_mvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆62Feb 18, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- ☆14Jul 16, 2026Updated last month
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated 3 weeks ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆23Mar 15, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆83Jul 18, 2026Updated last month
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 3 weeks ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆98Aug 20, 2026Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Oct 8, 2019Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated last week
- ☆23Feb 22, 2020Updated 6 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ☆15May 10, 2019Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago