VLSIDA / OpenRAMLinks
An open-source static random access memory (SRAM) compiler.
☆956Updated this week
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆505Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- Modular hardware build system☆1,093Updated this week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- VeeR EH1 core☆900Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆620Updated this week
- lowRISC Style Guides☆460Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- Magic VLSI Layout Tool☆571Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆753Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆653Updated last month
- Verilog library for ASIC and FPGA designers☆1,341Updated last year