An open-source static random access memory (SRAM) compiler.
☆1,021Mar 12, 2026Updated last week
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,450Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆621Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Modular hardware build system☆1,131Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆400Mar 5, 2026Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆285Dec 8, 2025Updated 3 months ago
- An Open-source FPGA IP Generator☆1,058Mar 13, 2026Updated last week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,333Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆688Mar 12, 2026Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆335Dec 2, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- ☆342Jan 13, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆590Updated this week
- OpenSTA engine☆555Updated this week
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆387Feb 26, 2025Updated last year
- Common SystemVerilog components☆723Mar 11, 2026Updated last week
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆210Mar 8, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,393May 8, 2024Updated last year
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year