An open-source static random access memory (SRAM) compiler.
☆1,048Apr 17, 2026Updated last week
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,494Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆641Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Modular hardware build system☆1,154Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,623Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆418Apr 22, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆290Dec 8, 2025Updated 4 months ago
- An Open-source FPGA IP Generator☆1,087Updated this week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,416Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆165Nov 10, 2025Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆327Oct 22, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆717Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆229Oct 26, 2024Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆617Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆762Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆355Updated this week
- OpenSTA engine☆574Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆457Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆390Feb 26, 2025Updated last year
- Common SystemVerilog components☆738Updated this week
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆84May 2, 2021Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆217Mar 8, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year