An open-source static random access memory (SRAM) compiler.
☆1,036Mar 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,472Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆630Updated this week
- AMC: Asynchronous Memory Compiler☆54Jun 29, 2020Updated 5 years ago
- Modular hardware build system☆1,142Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,564Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- An Open-source FPGA IP Generator☆1,073Updated this week
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,385Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆325Oct 22, 2025Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆704Apr 2, 2026Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆340Dec 2, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- ☆349Jan 13, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆601Updated this week
- OpenSTA engine☆564Updated this week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆455Mar 31, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- Common SystemVerilog components☆727Mar 31, 2026Updated last week
- https://caravel-user-project.readthedocs.io☆231Feb 25, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆83May 2, 2021Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆213Mar 8, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,403May 8, 2024Updated last year
- Copyleftist's Standard Cell Library☆102May 2, 2024Updated last year