An open-source static random access memory (SRAM) compiler.
☆1,060May 15, 2026Updated this week
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,787Mar 25, 2026Updated last month
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,524Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆652Updated this week
- AMC: Asynchronous Memory Compiler☆54Jun 29, 2020Updated 5 years ago
- Modular hardware build system☆1,158Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,669May 12, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆420May 10, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆291May 9, 2026Updated last week
- An Open-source FPGA IP Generator☆1,099Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆167Nov 10, 2025Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆332Oct 22, 2025Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆732Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆317Mar 6, 2026Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆348Dec 2, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆636Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- ☆359May 8, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- OpenSTA engine☆582Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆463Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆392Feb 26, 2025Updated last year
- Common SystemVerilog components☆747May 7, 2026Updated last week
- https://caravel-user-project.readthedocs.io☆232Feb 25, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226May 13, 2026Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆221Mar 8, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,415May 8, 2024Updated 2 years ago