VLSIDA / OpenRAMLinks
An open-source static random access memory (SRAM) compiler.
☆936Updated last month
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆649Updated this week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- The OpenPiton Platform☆727Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆472Updated last week
- VeeR EH1 core☆889Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- An Open-source FPGA IP Generator☆981Updated last week
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- Magic VLSI Layout Tool☆559Updated last week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- lowRISC Style Guides☆448Updated 2 months ago
- Modular hardware build system☆1,063Updated this week
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- OpenSTA engine☆496Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆739Updated last year
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- The UVM written in Python☆449Updated last month