VLSIDA / OpenRAMLinks
An open-source static random access memory (SRAM) compiler.
☆928Updated last month
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆653Updated last month
- Common SystemVerilog components☆637Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- An abstraction library for interfacing EDA tools☆705Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆572Updated this week
- VeeR EH1 core☆885Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- An Open-source FPGA IP Generator☆964Updated this week
- The OpenPiton Platform☆723Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,124Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,313Updated last month
- Modular hardware build system☆1,058Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆467Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆541Updated last year
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- lowRISC Style Guides☆445Updated last month
- Magic VLSI Layout Tool☆556Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆584Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- VeeR EL2 Core☆292Updated last week