An open-source static random access memory (SRAM) compiler.
☆1,066May 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for OpenRAM
Users that are interested in OpenRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,555Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆657May 28, 2026Updated last week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 5 years ago
- Modular hardware build system☆1,164Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,724Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆424Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293May 9, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,111Updated this week
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆169Nov 10, 2025Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆336Oct 22, 2025Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆746Jun 1, 2026Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆351Dec 2, 2025Updated 6 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆647Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- ☆365Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- OpenSTA engine☆582Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆469Jun 1, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆393Feb 26, 2025Updated last year
- Common SystemVerilog components☆755Updated this week
- https://caravel-user-project.readthedocs.io☆236Feb 25, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,238Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆222Mar 8, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆700Dec 26, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago