The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆60Apr 3, 2026Updated last month
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15May 6, 2026Updated 2 weeks ago
- RISC-V Functional ISA Simulator☆20Mar 16, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- ☆19Jul 2, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆268May 15, 2026Updated last week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 2 months ago
- RISC-V fast interrupt controller☆34Apr 16, 2026Updated last month
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆24Jan 24, 2026Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- wafer.space GF180MCU Run 1☆28Apr 27, 2026Updated 3 weeks ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆352Mar 31, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The OpenPiton Platform☆31May 22, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62Apr 16, 2026Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆51Oct 31, 2025Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated 2 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Apr 23, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆186Apr 22, 2026Updated last month
- RISC-V Zve32x Vector Coprocessor☆217Jan 22, 2026Updated 4 months ago