The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆60Mar 10, 2026Updated last week
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below
Sorting:
- ☆14Mar 9, 2026Updated last week
- RISC-V Functional ISA Simulator☆20Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- ☆19Jul 2, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆249Mar 13, 2026Updated last week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated 3 weeks ago
- A highly-configurable RISC-V Core☆33Dec 27, 2025Updated 2 months ago
- RISC-V fast interrupt controller☆33Nov 20, 2025Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆197Feb 12, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 2 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆48Oct 31, 2025Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated last week
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated 2 months ago
- ☆36Dec 22, 2025Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week