openhwgroup / cve2Links
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆48Updated 2 weeks ago
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- RISC-V Nox core☆68Updated 2 months ago
- RISC-V Verification Interface☆107Updated last week
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- The multi-core cluster of a PULP system.☆108Updated this week
- Open source ISS and logic RISC-V 32 bit project☆58Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- RISC-V System on Chip Template☆159Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Platform Level Interrupt Controller☆43Updated last year
- Arduino compatible Risc-V Based SOC☆156Updated last year
- ASIC implementation flow infrastructure☆125Updated this week
- ☆97Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆88Updated 4 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 3 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month