openhwgroup / cve2Links
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆43Updated last month
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆97Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆95Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- ☆25Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- RISC-V Nox core☆62Updated 2 months ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- RISC-V Verification Interface☆92Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- This is the fork of CVA6 intended for PULP development.☆21Updated 3 weeks ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago