The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆62Apr 3, 2026Updated 2 months ago
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 6, 2026Updated last month
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- ☆19Jul 2, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Updated this week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 3 months ago
- RISC-V fast interrupt controller☆35Apr 16, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206May 22, 2026Updated 2 weeks ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆24Jan 24, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- wafer.space GF180MCU Run 1☆32Apr 27, 2026Updated last month
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Jun 3, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago
- A highly-configurable RISC-V Core☆46Updated this week
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CORE-V Family of RISC-V Cores☆353Mar 31, 2026Updated 2 months ago
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62May 28, 2026Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- The multi-core cluster of a PULP system.☆114Updated this week
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆52Oct 31, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago