The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆59Feb 23, 2026Updated last week
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below
Sorting:
- ☆14Feb 23, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- RISC-V Functional ISA Simulator☆20Jun 20, 2025Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- A highly-configurable RISC-V Core☆32Dec 27, 2025Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆245Updated this week
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 2 weeks ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated last month
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- ☆20May 8, 2025Updated 9 months ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆192Updated this week
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- SiliconCompiler Design Gallery☆59Feb 5, 2026Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- matrix-coprocessor for RISC-V☆30Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- a firefox webextension to bring back pre-62 bookmark annotations☆23Mar 3, 2020Updated 6 years ago