CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
☆14Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for fpu_ss
Users that are interested in fpu_ss are comparing it to the libraries listed below
Sorting:
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- ☆19May 1, 2023Updated 2 years ago
- Posit Arithmetic Cores generated with FloPoCo☆28Jun 25, 2024Updated last year
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- ☆16Jul 1, 2024Updated last year
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- ☆14Nov 9, 2023Updated 2 years ago
- A language and toolset for implementing dataflow applications on FPGAs☆28Updated this week
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆26Jul 17, 2025Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- ☆133Aug 14, 2025Updated 7 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆13Jan 7, 2025Updated last year
- A C++ neural network library for machine learning☆15May 1, 2024Updated last year
- Fusesoc compatible rtl cores☆16Nov 23, 2022Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆18Jul 26, 2024Updated last year
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated 2 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- ☆59Feb 18, 2019Updated 7 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year