pulp-platform / fpu_ssLinks
CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
☆12Updated last month
Alternatives and similar repositories for fpu_ss
Users that are interested in fpu_ss are comparing it to the libraries listed below
Sorting:
- ☆37Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆14Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- SRAM☆22Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- ☆56Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- ☆64Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A Verilog implementation of a processor cache.☆30Updated 7 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year