cornell-zhang / bnn-fpga
Binarized Convolutional Neural Networks on Software-Programmable FPGAs
☆303Updated 4 years ago
Alternatives and similar repositories for bnn-fpga
Users that are interested in bnn-fpga are comparing it to the libraries listed below
Sorting:
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆212Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆150Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆271Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆316Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- ☆246Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆340Updated 3 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- Vitis HLS Library for FINN☆195Updated last week
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆180Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆180Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆418Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆446Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆153Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆231Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆335Updated last year
- DPU on PYNQ☆220Updated last year
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago
- Getting Started with Xilinx ML Suite☆338Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago