cornell-zhang / bnn-fpga
Binarized Convolutional Neural Networks on Software-Programmable FPGAs
☆304Updated 4 years ago
Alternatives and similar repositories for bnn-fpga:
Users that are interested in bnn-fpga are comparing it to the libraries listed below
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆312Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- ☆247Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆143Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆331Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆177Updated 7 years ago
- ☆83Updated 4 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆432Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Vitis HLS Library for FINN☆191Updated last week
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆253Updated last year
- DPU on PYNQ☆211Updated last year
- Quantized Neural Networks (QNNs) on PYNQ☆681Updated 3 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆751Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated last month
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago