Xingxiangrui / MTCNN_with_HLS_On_FPGALinks
MTCNN with convolution reprogramed in c
☆14Updated 5 years ago
Alternatives and similar repositories for MTCNN_with_HLS_On_FPGA
Users that are interested in MTCNN_with_HLS_On_FPGA are comparing it to the libraries listed below
Sorting:
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆19Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- ☆35Updated 5 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆46Updated 7 years ago
- ☆53Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Updated 8 years ago
- ☆33Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago