Xilinx / PYNQ-DL
Xilinx Deep Learning IP
☆91Updated 3 years ago
Alternatives and similar repositories for PYNQ-DL:
Users that are interested in PYNQ-DL are comparing it to the libraries listed below
- ☆83Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- ☆87Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- ☆106Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- ☆45Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- Caffe to VHDL☆67Updated 4 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆45Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Vitis HLS Library for FINN☆192Updated last week