Xilinx / PYNQ-DL
Xilinx Deep Learning IP
☆92Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-DL
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- ☆82Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆146Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆88Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆94Updated 2 years ago
- ☆86Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago
- Computer Vision Overlays on Pynq☆174Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- ☆104Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 2 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- ☆242Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆206Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆120Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- ☆43Updated 6 years ago
- DPU on PYNQ☆202Updated 9 months ago
- Vitis HLS Library for FINN☆181Updated last week