Xilinx / PYNQ-DL
Xilinx Deep Learning IP
☆91Updated 3 years ago
Alternatives and similar repositories for PYNQ-DL:
Users that are interested in PYNQ-DL are comparing it to the libraries listed below
- ☆83Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆150Updated 5 years ago
- ☆105Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- ☆246Updated 4 years ago
- ☆87Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Vitis HLS Library for FINN☆191Updated last week
- Residual Binarized Neural Network☆43Updated 7 years ago
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆148Updated 5 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago