hillhao / PYNQ-project
PYNQ, Neural network Language model, Overlay
☆106Updated 5 years ago
Alternatives and similar repositories for PYNQ-project:
Users that are interested in PYNQ-project are comparing it to the libraries listed below
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- ☆87Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 4 years ago
- ☆105Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- DPU on PYNQ☆211Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- ☆83Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆143Updated 5 years ago
- ☆247Updated 4 years ago
- ☆27Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- ☆44Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- PYNQ Composabe Overlays☆70Updated 9 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- Vitis HLS Library for FINN☆191Updated last week
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆69Updated 4 years ago
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago