fpgasystems / ZipML-PYNQLinks
Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
☆55Updated 7 years ago
Alternatives and similar repositories for ZipML-PYNQ
Users that are interested in ZipML-PYNQ are comparing it to the libraries listed below
Sorting:
- Caffe to VHDL☆67Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- ☆58Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆84Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆88Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆108Updated 6 years ago
- ☆90Updated 5 years ago
- ☆28Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆44Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Public release☆57Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year