fpgasystems / ZipML-PYNQLinks
Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
☆54Updated 7 years ago
Alternatives and similar repositories for ZipML-PYNQ
Users that are interested in ZipML-PYNQ are comparing it to the libraries listed below
Sorting:
- CNN accelerator☆27Updated 7 years ago
- ☆58Updated 5 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆94Updated 11 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆40Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 6 years ago
- ☆88Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆29Updated 7 years ago
- ☆23Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- ☆71Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆84Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago