yunqu / dac_2018Links
Design contest for DAC 2018
☆17Updated 7 years ago
Alternatives and similar repositories for dac_2018
Users that are interested in dac_2018 are comparing it to the libraries listed below
Sorting:
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆47Updated 7 years ago
- ☆53Updated 6 years ago
- ☆84Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆44Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- ☆90Updated 5 years ago
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- ☆248Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago