Xilinx / BNN-PYNQLinks
Quantized Neural Networks (QNNs) on PYNQ
☆689Updated 3 years ago
Alternatives and similar repositories for BNN-PYNQ
Users that are interested in BNN-PYNQ are comparing it to the libraries listed below
Sorting:
- ☆247Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆753Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆615Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆828Updated this week
- CNN acceleration on virtex-7 FPGA with verilog HDL☆446Updated 7 years ago
- ☆431Updated 8 months ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- DPU on PYNQ☆221Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- SDAccel Examples☆357Updated 3 years ago
- Computer Vision Overlays on Pynq☆180Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆769Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Vitis_Accel_Examples☆540Updated 3 weeks ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆848Updated 10 months ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- Vitis HLS Library for FINN☆198Updated this week
- ☆449Updated 11 months ago
- ☆684Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago