Xilinx / BNN-PYNQLinks
Quantized Neural Networks (QNNs) on PYNQ
☆700Updated 3 years ago
Alternatives and similar repositories for BNN-PYNQ
Users that are interested in BNN-PYNQ are comparing it to the libraries listed below
Sorting:
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆764Updated 8 years ago
- ☆250Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆335Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆914Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆467Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,359Updated 3 years ago
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- ☆483Updated last month
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago
- ☆455Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- DPU on PYNQ☆234Updated 4 months ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆779Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆883Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆372Updated 10 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆268Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆576Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- ☆748Updated 3 weeks ago