Xilinx / BNN-PYNQLinks
Quantized Neural Networks (QNNs) on PYNQ
☆698Updated 3 years ago
Alternatives and similar repositories for BNN-PYNQ
Users that are interested in BNN-PYNQ are comparing it to the libraries listed below
Sorting:
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆758Updated 8 years ago
- ☆248Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆617Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆457Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,329Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆859Updated this week
- ☆442Updated 11 months ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- ☆460Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- SDAccel Examples☆358Updated 3 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- Documentation for NVDLA.☆251Updated last month
- ☆337Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- Vitis_Accel_Examples☆556Updated 2 weeks ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago