xyzxinyizhang / 2018-DAC-System-Design-Contest

Related projects ⓘ

Alternatives and complementary repositories for 2018-DAC-System-Design-Contest

• xyzxinyizhang / 2019-DAC-System-Design-Contest
  ☆35Updated 5 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆91Updated 5 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆88Updated 5 years ago
• jndeng / DACSDC-DeepZ
  Proposed solution of team DeepZ for 2018 DAC System Design Contest
  ☆24Updated 6 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• Anonymous788 / YOLO_BlockCir
  ☆31Updated 5 years ago
• heheda365 / ultra_net
  FPGA-based neural network inference project for 2020 DAC System Design Contest
  ☆110Updated 3 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago
• jiangwx / SkrSkr
  The second place winner for DAC-SDC 2020
  ☆95Updated 2 years ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 5 years ago
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆41Updated last year
• xjtuiair-cag / XJTU-Tripler
  XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.
  ☆175Updated 10 months ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• xiaoyuuuuu / dac-hdc-2018-object-detection-in-Jetson-TX2
  ☆16Updated 6 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 6 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆21Updated 6 years ago
• walkerning / nics_fix_pytorch
  pytorch fixed point training tool/framework
  ☆34Updated 4 years ago
• williamyang4978 / PipeCNN_Winograd
  An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
  ☆36Updated 3 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• lvhao7896 / DAC2018
  code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)
  ☆14Updated 6 years ago
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆92Updated 4 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• max2ma / shiftNet
  ☆13Updated 4 years ago