☆53Jul 24, 2019Updated 7 years ago
Alternatives and similar repositories for 2018-DAC-System-Design-Contest
Users that are interested in 2018-DAC-System-Design-Contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 24, 2019Updated 7 years ago
- ☆16Jul 13, 2018Updated 8 years ago
- Proposed solution of team DeepZ for 2018 DAC System Design Contest☆25Sep 4, 2018Updated 8 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 8 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆78Jul 31, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- ☆14Apr 8, 2025Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆212Jan 10, 2024Updated 2 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆15May 29, 2018Updated 8 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17May 12, 2022Updated 4 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- ☆29Jun 10, 2019Updated 7 years ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- Example for applying Gaussian and Laplace clipping on activations of CNN.☆34Jan 20, 2019Updated 7 years ago