xyzxinyizhang / 2018-DAC-System-Design-ContestLinks
☆53Updated 5 years ago
Alternatives and similar repositories for 2018-DAC-System-Design-Contest
Users that are interested in 2018-DAC-System-Design-Contest are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Proposed solution of team DeepZ for 2018 DAC System Design Contest☆25Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆238Updated 2 years ago
- ☆33Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- ☆16Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆181Updated last year
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆97Updated 2 years ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆14Updated 6 years ago
- ☆39Updated 8 years ago
- ☆19Updated 7 years ago
- ☆14Updated 5 years ago
- Implementation of "DeepShift: Towards Multiplication-Less Neural Networks" https://arxiv.org/abs/1905.13298☆112Updated 3 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆13Updated 6 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- ☆23Updated 3 years ago