phdegen / object_detection_on_zynq_mpsocLinks
☆19Updated 8 years ago
Alternatives and similar repositories for object_detection_on_zynq_mpsoc
Users that are interested in object_detection_on_zynq_mpsoc are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Updated 9 years ago
- ☆32Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆48Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- ☆83Updated 5 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆61Updated 7 years ago
- ☆46Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- 中文:☆108Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- ☆250Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆193Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago