phdegen / object_detection_on_zynq_mpsocLinks
☆19Updated 8 years ago
Alternatives and similar repositories for object_detection_on_zynq_mpsoc
Users that are interested in object_detection_on_zynq_mpsoc are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆33Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- ☆84Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- ☆47Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- ☆44Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago