ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGAView on GitHub
2020 xilinx summer school
☆20Aug 13, 2020Updated 6 years ago
Alternatives and similar repositories for Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
Users that are interested in Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Oct 26, 2022Updated 3 years ago
- ☆13Jul 14, 2020Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆43Aug 11, 2020Updated 6 years ago
- ☆34Oct 2, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- Example for applying Gaussian and Laplace clipping on activations of CNN.☆34Jan 20, 2019Updated 7 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- Official implementation of the EMNLP23 paper: Outlier Suppression+: Accurate quantization of large language models by equivalent and opti…☆52Oct 21, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆12Aug 12, 2020Updated 6 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- PyTorch wheels (whl) for ARM / armv7l, with vision, audio, text & csprng☆27Mar 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆35Mar 1, 2019Updated 7 years ago
- Plugin to use NAOqi SDK in the robot NAO of the Webots simulator.☆11Apr 3, 2023Updated 3 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆35Jun 27, 2021Updated 5 years ago
- In-sensor reservoir computing for language learning via two-dimensional memristors☆26Feb 16, 2023Updated 3 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆26Oct 28, 2025Updated 9 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Nov 23, 2019Updated 6 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago