ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGALinks
2020 xilinx summer school
☆18Updated 5 years ago
Alternatives and similar repositories for Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
Users that are interested in Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆28Updated 5 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆26Updated 2 years ago
- ☆20Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆17Updated 2 years ago
- ☆34Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- ☆18Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- ☆71Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago