ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGAView on GitHub
2020 xilinx summer school
☆19Aug 13, 2020Updated 5 years ago
Alternatives and similar repositories for Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
Users that are interested in Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Oct 26, 2022Updated 3 years ago
- ☆13Jul 14, 2020Updated 5 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Aug 11, 2020Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- Example for applying Gaussian and Laplace clipping on activations of CNN.☆34Jan 20, 2019Updated 7 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- Official implementation of the EMNLP23 paper: Outlier Suppression+: Accurate quantization of large language models by equivalent and opti…☆51Oct 21, 2023Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- Algorithm-hardware Co-design for Deformable Convolution☆24Jan 14, 2021Updated 5 years ago
- ☆17Jan 31, 2026Updated last month
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 7 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of tutorials for the fpgaConvNet framework.☆50Sep 20, 2024Updated last year
- ☆11Aug 12, 2020Updated 5 years ago
- Plugin to use NAOqi SDK in the robot NAO of the Webots simulator.☆10Apr 3, 2023Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- In-sensor reservoir computing for language learning via two-dimensional memristors☆24Feb 16, 2023Updated 3 years ago
- Code base for quantum memristor☆20Mar 2, 2023Updated 3 years ago
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- PyTorch wheels (whl) for ARM / armv7l, with vision, audio, text & csprng☆27Mar 30, 2021Updated 5 years ago
- ☆73Mar 22, 2020Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL☆13Dec 9, 2020Updated 5 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.☆15Nov 19, 2024Updated last year