ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGALinks
2020 xilinx summer school
☆17Updated 4 years ago
Alternatives and similar repositories for Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
Users that are interested in Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆21Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- cnn accelerator in vivado HLS☆8Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- ☆26Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- ☆20Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆17Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆27Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year