ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGAView on GitHub
2020 xilinx summer school
☆20Aug 13, 2020Updated 6 years ago
Alternatives and similar repositories for Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
Users that are interested in Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Oct 26, 2022Updated 4 years ago
- ☆13Jul 14, 2020Updated 6 years ago
- ☆13Aug 12, 2020Updated 6 years ago
- Traffic-Sign-Reognition☆15Dec 18, 2020Updated 5 years ago
- 将图像数据从以太网传输到DDR3，再传输到HDMI进行显示的vivado例程☆11Feb 6, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆43Aug 11, 2020Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- 可运行☆40Jul 1, 2022Updated 4 years ago
- ☆34Oct 2, 2023Updated 3 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- ☆30Mar 21, 2018Updated 8 years ago
- ☆27Nov 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Mar 17, 2021Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- A prototype for an architecture that uses Machine Learning to detect abnormalities in the SDN network packet flow, built by Ryu SDN and m…☆14Jun 25, 2023Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- Example for applying Gaussian and Laplace clipping on activations of CNN.☆34Jan 20, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Algorithm-hardware Co-design for Deformable Convolution☆24Jan 14, 2021Updated 5 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆20Apr 9, 2024Updated 2 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- Official implementation of the EMNLP23 paper: Outlier Suppression+: Accurate quantization of large language models by equivalent and opti…☆52Oct 21, 2023Updated 3 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 5 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Mar 22, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.☆12Jul 29, 2021Updated 5 years ago
- This repository is dedicated to the simulation research of constant false alarm rate (CFAR) detection algorithms for millimeter-wave rada…☆25Feb 24, 2024Updated 2 years ago
- 项目描述：为了实现狭小空间搜救任务，采用Android控制端、树莓派、WiFi模组等实现智能六足搜救机器人的设计。机器人能够实时传输采集的视 频以及传感器数据到Android客户端，客户端也能够实时下发控制指令以及查询所识别人脸的身份信息。 项目职责：1.在树莓派上搭建深度学…☆19Sep 24, 2018Updated 8 years ago
- PyTorch wheels (whl) for ARM / armv7l, with vision, audio, text & csprng☆27Mar 30, 2021Updated 5 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 6 years ago