a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆73Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for yolov3tiny-ZYNQ7000
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆295Apr 1, 2024Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆326Apr 14, 2025Updated last year
- 帧差法运动目标检测，基于ZYNQ7020☆88Jul 9, 2021Updated 5 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆45Dec 14, 2024Updated last year
- ☆34Sep 17, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- CNN Implemetation on ZYNQ-7010☆27Sep 24, 2023Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆611Feb 19, 2021Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆66Jun 11, 2024Updated 2 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆930Jul 29, 2024Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- 🚀Way to learn KCF's principle and implement it in TI's C6678 DSP. 😃☆16Jan 23, 2019Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆207Sep 4, 2023Updated 3 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆581Jul 17, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Quantize,Pytorch,Vgg16,MobileNet☆44Jan 29, 2021Updated 5 years ago
- 基于hisi3559a的yolov5☆37Jan 10, 2022Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- HLS_YOLOV3☆25Jan 11, 2024Updated 2 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- 可运行☆40Jul 1, 2022Updated 4 years ago
- 基于verilog实现了ISP图像处理IP☆344Nov 28, 2022Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- YunSDR Open Source Project☆14Feb 24, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated 2 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago