huanggeli / yolov3tiny-ZYNQ7000
a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆45Updated 9 months ago
Alternatives and similar repositories for yolov3tiny-ZYNQ7000:
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- ☆205Updated 9 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- ☆50Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆270Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆38Updated 2 months ago
- some interesting demos for starters☆68Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- 一个开源的FPGA神经网络加速器。☆139Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- 2023集创赛紫光同创杯一等奖项目☆81Updated last year
- FPGA实现简单的图像处理算法☆39Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- HLS_YOLOV3☆23Updated last year
- fpga跑sobel识别算法☆27Updated 3 years ago
- FPGA☆144Updated 7 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆32Updated 9 months ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆69Updated 2 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆175Updated last year