a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆72Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for yolov3tiny-ZYNQ7000
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implement Tiny YOLO v3 on ZYNQ☆327Apr 14, 2025Updated last year
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆152Jul 20, 2023Updated 3 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆89Jul 9, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆45Dec 14, 2024Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- HLS_YOLOV3☆25Jan 11, 2024Updated 2 years ago
- 基于verilog实现了ISP图像处理IP☆346Nov 28, 2022Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- kcf tracker of FPGA Accelerate☆10Jul 20, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- CNN Implemetation on ZYNQ-7010☆27Sep 24, 2023Updated 3 years ago
- Tutorial on how to run object detection on fpga☆11Jul 14, 2021Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆932Jul 29, 2024Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆614Feb 19, 2021Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆66Jun 11, 2024Updated 2 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆582Jul 17, 2025Updated last year
- Overall framework of convolutional accelerator, YOLOv5s model optimized with INT8 accuracy☆100Dec 10, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- 🚀Way to learn KCF's principle and implement it in TI's C6678 DSP. 😃☆16Jan 23, 2019Updated 7 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- c++ implementation of tracking algorithm staple☆23Sep 29, 2018Updated 8 years ago
- 一个开源的FPGA神经网络加速器。☆207Sep 4, 2023Updated 3 years ago
- GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board☆36Jun 26, 2020Updated 6 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…☆27Nov 24, 2019Updated 6 years ago
- Quantize,Pytorch,Vgg16,MobileNet☆44Jan 29, 2021Updated 5 years ago
- ☆34Jul 9, 2025Updated last year