huanggeli / yolov3tiny-ZYNQ7000
a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆51Updated 10 months ago
Alternatives and similar repositories for yolov3tiny-ZYNQ7000:
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆80Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆210Updated 11 months ago
- 2023集 创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆138Updated 4 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆43Updated 3 months ago
- ☆51Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆136Updated last year
- FPGA实现动态图像识别☆17Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆60Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆278Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆170Updated 11 months ago
- FPGA实现简单的图像处理算法☆40Updated last year
- HLS_YOLOV3☆23Updated last year
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA☆148Updated 8 months ago
- FPGA project☆210Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆94Updated last year
- Convolutional Neural Network RTL-level Design☆46Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆135Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆30Updated 8 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 【入 门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆71Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆10Updated 7 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- An LeNet RTL implement onto FPGA☆41Updated 6 years ago