a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆71Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for yolov3tiny-ZYNQ7000
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆286Apr 1, 2024Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆321Apr 14, 2025Updated last year
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- 帧差法运动目标检测，基于ZYNQ7020☆87Jul 9, 2021Updated 5 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Zynq/FPGA实现CNN手写数字(0-9)识别☆43Dec 14, 2024Updated last year
- ☆34Sep 17, 2021Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆149Jul 20, 2023Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆108Dec 14, 2023Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 10 months ago
- CNN Implemetation on ZYNQ-7010☆26Sep 24, 2023Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆606Feb 19, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆65Jun 11, 2024Updated 2 years ago
- c++ implementation of tracking algorithm staple☆23Sep 29, 2018Updated 7 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆76Aug 9, 2022Updated 4 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- 🚀Way to learn KCF's principle and implement it in TI's C6678 DSP. 😃☆16Jan 23, 2019Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 一个开源的FPGA神经网络加速器。☆200Sep 4, 2023Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- YunSDR Open Source Project☆14Feb 24, 2017Updated 9 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆573Jul 17, 2025Updated last year
- Quantize,Pytorch,Vgg16,MobileNet☆44Jan 29, 2021Updated 5 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…☆27Nov 24, 2019Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- HLS_YOLOV3☆26Jan 11, 2024Updated 2 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 可运行☆40Jul 1, 2022Updated 4 years ago
- 基于verilog实现了ISP图像处理IP☆339Nov 28, 2022Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆65Dec 18, 2019Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆38Nov 26, 2023Updated 2 years ago