huanggeli / yolov3tiny-ZYNQ7000
a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
☆57Updated last year
Alternatives and similar repositories for yolov3tiny-ZYNQ7000
Users that are interested in yolov3tiny-ZYNQ7000 are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆106Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆52Updated 2 years ago
- ☆232Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆53Updated 2 months ago
- HLS_YOLOV3☆26Updated last year
- FPGA实现动态图像识别☆21Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆175Updated 6 months ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆148Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆65Updated 3 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆45Updated 2 months ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- FPGA实现简单的图像处理算法☆45Updated 2 years ago
- FPGA project☆220Updated 3 years ago
- 基于FPGA量化的人脸口罩检测☆23Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆161Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆37Updated 11 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- some interesting demos for starters☆79Updated 2 years ago
- yolov5-acceleration-fpga☆10Updated last week
- FPGA☆154Updated 10 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year