xilinxfairchild / FPGABasedHighPerformanceTargetCheckingLinks
it is a set for all the respository of the project.
☆100Updated 6 years ago
Alternatives and similar repositories for FPGABasedHighPerformanceTargetChecking
Users that are interested in FPGABasedHighPerformanceTargetChecking are comparing it to the libraries listed below
Sorting:
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- PYNQ学习资料☆173Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- ☆56Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆57Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- FPGA☆159Updated last year
- image processing based FPGA☆113Updated 4 years ago
- 中文:☆107Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- ☆48Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- FPGA project☆231Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆36Updated 11 months ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago