YutongChenVictor / Fpga-accelerator-demosLinks
some interesting demos for starters
☆81Updated 2 years ago
Alternatives and similar repositories for Fpga-accelerator-demos
Users that are interested in Fpga-accelerator-demos are comparing it to the libraries listed below
Sorting:
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接 层等硬件加速计算。☆48Updated 3 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- ☆61Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- FPGA project☆221Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- ☆37Updated 4 years ago
- ☆52Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FPGA☆155Updated 11 months ago
- ☆233Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆60Updated last year
- ☆111Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago