YutongChenVictor / Fpga-accelerator-demosLinks
some interesting demos for starters
☆84Updated 2 years ago
Alternatives and similar repositories for Fpga-accelerator-demos
Users that are interested in Fpga-accelerator-demos are comparing it to the libraries listed below
Sorting:
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆179Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆70Updated 7 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆126Updated 2 years ago
- FPGA☆158Updated last year
- FPGA project☆229Updated 3 years ago
- ☆250Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆63Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆349Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 2 weeks ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- ☆10Updated 3 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆81Updated 6 months ago
- 基于FPGA的二维卷积识别任务☆24Updated 2 years ago
- ☆42Updated 4 years ago