YutongChenVictor / Fpga-accelerator-demos
some interesting demos for starters
☆68Updated 2 years ago
Alternatives and similar repositories for Fpga-accelerator-demos:
Users that are interested in Fpga-accelerator-demos are comparing it to the libraries listed below
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆69Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆135Updated 3 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- FPGA project☆205Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆74Updated last year
- ☆207Updated 10 months ago
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- ☆60Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆31Updated last week
- ☆38Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆87Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆10Updated 6 months ago
- FPGA☆145Updated 7 months ago
- ☆51Updated last year
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆76Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆46Updated 10 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆52Updated this week
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆30Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆147Updated 10 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- CPU Design Based on RISCV ISA☆88Updated 8 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆178Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆132Updated 4 years ago