YutongChenVictor / Fpga-accelerator-demosLinks
some interesting demos for starters
☆91Updated 3 years ago
Alternatives and similar repositories for Fpga-accelerator-demos
Users that are interested in Fpga-accelerator-demos are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- General CNN_Accelerator design.卷积神经网络加速器 设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆82Updated 9 months ago
- FPGA project☆230Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆135Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- ☆63Updated 3 years ago
- FPGA☆159Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆213Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 6 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- ☆37Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆278Updated 7 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆91Updated 8 months ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- ☆44Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- 代码在这个库里 Code is here☆64Updated 4 months ago