vipinkmenon / neuralNetwork
☆244Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for neuralNetwork
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆121Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- Implementation of CNN using Verilog☆187Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- FPGA☆141Updated 4 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆214Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆400Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- FPGA project☆200Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆278Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- ☆189Updated 7 months ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆496Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩 阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆198Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- PYNQ学习资料☆159Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- some interesting demos for starters☆61Updated last year
- IC implementation of Systolic Array for TPU☆152Updated last month
- AMBA bus lecture material☆379Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆405Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago