vipinkmenon / neuralNetworkLinks
☆268Updated last year
Alternatives and similar repositories for neuralNetwork
Users that are interested in neuralNetwork are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆179Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- FPGA☆155Updated 11 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆201Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- FPGA project☆221Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- ☆233Updated last year
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- IC implementation of Systolic Array for TPU☆247Updated 7 months ago
- 基于FPGA 的数字识别-实时视频处理的定点卷积神经网络实现☆334Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆557Updated 6 years ago
- AMBA bus lecture material☆440Updated 5 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆509Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆60Updated last year
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago