vipinkmenon / neuralNetwork
☆256Updated 11 months ago
Alternatives and similar repositories for neuralNetwork:
Users that are interested in neuralNetwork are comparing it to the libraries listed below
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆133Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- Implementation of CNN using Verilog☆206Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- FPGA☆146Updated 7 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆141Updated 8 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆294Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆449Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- FPGA project☆206Updated 2 years ago
- ☆207Updated 10 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆181Updated last year
- 2023集创赛紫光同创杯一等奖项目☆91Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆522Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆70Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆274Updated 2 years ago
- IC implementation of Systolic Array for TPU☆189Updated 4 months ago
- AMBA bus lecture material☆403Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆78Updated last year
- 数字IC秋招项目、手撕代码☆34Updated 10 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆216Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆31Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- PYNQ学习资料☆160Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year