vipinkmenon / neuralNetworkLinks
☆291Updated last year
Alternatives and similar repositories for neuralNetwork
Users that are interested in neuralNetwork are comparing it to the libraries listed below
Sorting:
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆158Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Implementation of CNN using Verilog☆226Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- FPGA☆158Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆207Updated 2 years ago
- FPGA project☆231Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆354Updated 2 years ago
- some interesting demos for starters☆85Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆84Updated 7 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆544Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆265Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- Senior Design Project at UW-Madison ECE☆16Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆180Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- ☆251Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago