xddcore / OpenNNA
一个开源的FPGA神经网络加速器。
☆160Updated last year
Alternatives and similar repositories for OpenNNA:
Users that are interested in OpenNNA are comparing it to the libraries listed below
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆141Updated 2 years ago
- ☆228Updated last year
- FPGA☆152Updated 9 months ago
- FPGA project☆218Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆164Updated 5 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆100Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- some interesting demos for starters☆74Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆42Updated last month
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆318Updated last year
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆290Updated this week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- ☆37Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆108Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- ☆52Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆489Updated 4 years ago
- ☆61Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆137Updated 5 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆33Updated 10 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆164Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆145Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆82Updated last week
- FPGA实现简单的图像处理算法☆41Updated 2 years ago