xddcore / OpenNNA
一个开源的FPGA神经网络加速器。
☆149Updated last year
Alternatives and similar repositories for OpenNNA:
Users that are interested in OpenNNA are comparing it to the libraries listed below
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- ☆217Updated 11 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- some interesting demos for starters☆73Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆88Updated last year
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- FPGA project☆215Updated 2 years ago
- FPGA☆151Updated 8 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆68Updated last week
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆39Updated 2 weeks ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆53Updated 11 months ago
- 2023集创赛紫光同创杯一等奖项目☆104Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆308Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- ☆52Updated last year
- ☆61Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆138Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性 映射(RELU/TANH/SIGM等)。☆221Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆282Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆135Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- ☆38Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆48Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆330Updated last year
- ☆260Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago