一个开源的FPGA神经网络加速器。
☆191Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for OpenNNA
Users that are interested in OpenNNA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架☆94Aug 3, 2023Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆368May 2, 2023Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆579Feb 19, 2021Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆91Mar 6, 2025Updated last year
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆276Apr 1, 2024Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆19Dec 13, 2024Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆144Jul 20, 2023Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- some interesting demos for starters☆94Dec 2, 2022Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- FPGA project☆238Apr 5, 2022Updated 3 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆17Feb 25, 2021Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层 加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆231Oct 16, 2025Updated 5 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆183Apr 10, 2023Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆234Mar 24, 2024Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 11 months ago
- ☆19Sep 12, 2022Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Apr 8, 2024Updated last year
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- FPGA☆159Jun 29, 2024Updated last year
- ☆16Apr 6, 2022Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆530Jul 17, 2025Updated 8 months ago
- ☆16Jul 1, 2024Updated last year
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Jul 30, 2020Updated 5 years ago
- ☆37Nov 8, 2023Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 2 years ago
- ☆11Oct 2, 2023Updated 2 years ago