doveyour / mnist-nnet-hls-zynq7020-fpga
to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj accelerate code in FPGA,and implacement in block design and with SDK app......
☆76Updated 3 years ago
Alternatives and similar repositories for mnist-nnet-hls-zynq7020-fpga:
Users that are interested in mnist-nnet-hls-zynq7020-fpga are comparing it to the libraries listed below
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- some interesting demos for starters☆68Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆69Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- 一个开源的FPGA神经网络加速器。☆138Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆43Updated 9 months ago
- FPGA☆144Updated 6 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆79Updated last year
- FPGA project☆203Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- ☆50Updated last year
- ☆203Updated 9 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆193Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated 11 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 9 months ago
- ☆38Updated 3 years ago
- FPGA实现简单的图像处理算法☆39Updated last year
- ☆31Updated last year
- CNN Implemetation on ZYNQ-7010☆23Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago