doveyour / mnist-nnet-hls-zynq7020-fpgaLinks
to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj accelerate code in FPGA,and implacement in block design and with SDK app......
☆79Updated 4 years ago
Alternatives and similar repositories for mnist-nnet-hls-zynq7020-fpga
Users that are interested in mnist-nnet-hls-zynq7020-fpga are comparing it to the libraries listed below
Sorting:
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- some interesting demos for starters☆81Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆60Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- FPGA☆155Updated 11 months ago
- ☆37Updated 4 years ago
- ☆52Updated 2 years ago
- 【入门 项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- ☆233Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- FPGA project☆221Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆65Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆58Updated 2 months ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆38Updated 11 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 代码在这个库里 Code is here☆51Updated 6 months ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆32Updated 5 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- CNN Implemetation on ZYNQ-7010☆23Updated last year