cxlisme / FPGA-proj
FPGA project
☆200Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-proj
- ☆187Updated 7 months ago
- FPGA☆141Updated 4 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆391Updated 3 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆119Updated this week
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆275Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆61Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆123Updated last year
- some interesting demos for starters☆62Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆187Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆65Updated last year
- 2023集创赛紫光同创杯一等奖项目☆71Updated 10 months ago
- Implement Tiny YOLO v3 on ZYNQ☆254Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆492Updated 6 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- Convolutional Neural Network RTL-level Design☆31Updated 3 years ago
- FPGA实现简单的 图像处理算法☆41Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- 数字IC设计 学习笔记☆115Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆38Updated this week
- 2022年全国大学生嵌入式芯片与系统设计竞赛 ——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆213Updated 5 years ago
- ☆243Updated 8 months ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆24Updated 4 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆192Updated 6 years ago
- ☆57Updated 2 years ago