cxlisme / FPGA-proj
FPGA project
☆219Updated 3 years ago
Alternatives and similar repositories for FPGA-proj:
Users that are interested in FPGA-proj are comparing it to the libraries listed below
- ☆231Updated last year
- FPGA☆154Updated 10 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆323Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆145Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆172Updated 6 months ago
- some interesting demos for starters☆79Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆161Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆102Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆496Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆90Updated last week
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆290Updated 3 weeks ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆550Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆109Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆146Updated 4 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆137Updated 5 years ago
- 代码在这个库里 Code is here☆50Updated 5 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- FPGA实现简单的图像处理算法☆44Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 数字IC设计 学习笔记☆132Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆57Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- ☆52Updated 2 years ago
- PYNQ学习资料☆163Updated 5 years ago