Futuresxy / General-CNN-Accelerator
General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。
☆41Updated 2 weeks ago
Alternatives and similar repositories for General-CNN-Accelerator:
Users that are interested in General-CNN-Accelerator are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆157Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- ☆104Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- some interesting demos for starters☆73Updated 2 years ago
- ☆11Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆91Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- IC implementation of Systolic Array for TPU☆207Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- ☆32Updated 4 years ago
- ☆14Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- ☆61Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆106Updated last month
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆11Updated 8 months ago
- ☆217Updated 11 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 8 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- ☆52Updated last year