General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。
☆89Mar 6, 2025Updated 11 months ago
Alternatives and similar repositories for General-CNN-Accelerator
Users that are interested in General-CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆18Dec 13, 2024Updated last year
- 我设计了一些数字集成电路的教学实验，供大家学习~☆35Jan 23, 2025Updated last year
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- ☆31Nov 7, 2024Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆49Jul 31, 2024Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆180Apr 10, 2023Updated 2 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- 一个开源的FPGA神经网络加速器。☆189Sep 4, 2023Updated 2 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆578Feb 19, 2021Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆23May 20, 2019Updated 6 years ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆365May 2, 2023Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆136Jul 22, 2025Updated 7 months ago
- 可运行☆39Jul 1, 2022Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆270Apr 1, 2024Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆231Mar 24, 2024Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆222Oct 16, 2025Updated 4 months ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆134May 10, 2024Updated last year
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Jun 11, 2019Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆166Mar 5, 2025Updated 11 months ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆38Dec 14, 2024Updated last year
- ☆10Aug 12, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆945Feb 25, 2026Updated last week
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago