Xinyang-ZHANG / MNISTView external linksLinks
MNIST using tensorflow, c++ and fpga (zynq7010)
☆24Mar 16, 2023Updated 2 years ago
Alternatives and similar repositories for MNIST
Users that are interested in MNIST are comparing it to the libraries listed below
Sorting:
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 3 years ago
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- FPGA图像处理仿真平台☆29Apr 25, 2022Updated 3 years ago
- Target detection is implemented in STM32, by modifying and quantizing the yolo network.☆26May 20, 2024Updated last year
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- FPGA project☆237Apr 5, 2022Updated 3 years ago
- fpga based nes box☆32Nov 9, 2021Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆575Feb 19, 2021Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Apr 14, 2025Updated 10 months ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364May 2, 2023Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Aug 6, 2022Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆267Apr 1, 2024Updated last year
- This is the dataset for the competition "Clinical Brain Computer Interfaces Challenge" to be held at WCCI 2020 at Glasgow. There are the …☆10Jan 20, 2022Updated 4 years ago
- 双目图像拼接，双目相机立体匹配，得到深度图像等。☆11Apr 27, 2020Updated 5 years ago
- Implementation of paper - RepVGG-GELAN: ENHANCED GELAN WITH VGG-STYLE CONVNETS FOR BRAIN TUMOR DETECTION☆10Jul 19, 2025Updated 6 months ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ☆11Aug 2, 2023Updated 2 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A new multi-task learning framework using Vision Transformers☆11Jun 19, 2024Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆188Sep 4, 2023Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago