MNIST using tensorflow, c++ and fpga (zynq7010)
☆25Mar 16, 2023Updated 3 years ago
Alternatives and similar repositories for MNIST
Users that are interested in MNIST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 7 years ago
- Target detection is implemented in STM32, by modifying and quantizing the yolo network.☆26May 20, 2024Updated 2 years ago
- FPGA project☆248Apr 5, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 双目图像拼接，双目相机立体匹配，得到深度图像等。☆11Apr 27, 2020Updated 6 years ago
- fpga based nes box☆34Nov 9, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆287Apr 1, 2024Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆605Feb 19, 2021Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆61Mar 30, 2020Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- ☆13Jul 10, 2024Updated 2 years ago
- 基于C++&OPENCV 的全景图像拼接☆11Mar 21, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆92Aug 6, 2022Updated 3 years ago
- ☆11Aug 2, 2024Updated last year
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆372May 2, 2023Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆108Dec 14, 2023Updated 2 years ago
- CNN Implemetation on ZYNQ-7010☆26Sep 24, 2023Updated 2 years ago
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆17Apr 29, 2020Updated 6 years ago
- A new multi-task learning framework using Vision Transformers☆11Jun 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Aug 2, 2023Updated 2 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Code for "Improving Robustness of Vision Transformers by Reducing Sensitivity to Patch Corruptions"☆14Sep 3, 2023Updated 2 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆40Sep 21, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Prolog and C sources for MetaMap Named Entity Recognizer☆17Feb 20, 2025Updated last year
- Testing SSVEP with psychopy☆10Aug 29, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆200Sep 4, 2023Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 6 years ago
- Senior Design Project at UW-Madison ECE☆18May 4, 2023Updated 3 years ago
- ☆13Sep 24, 2023Updated 2 years ago
- This is the dataset for the competition "Clinical Brain Computer Interfaces Challenge" to be held at WCCI 2020 at Glasgow. There are the …☆12Jan 20, 2022Updated 4 years ago